

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Screen Name	Message Text
Tavish - College Relations Mgr	ok let's do this
Chuong	Good morning, Mark!
Chuong	Good morning Babajide...
Aravind	Good morning everyone .. Welcome
Mahmudul.Chowdhury	Good morning Aravind!
Chuong	Feel free to start asking any questions you may have...
Sivakumar.Kandappan Singaravadivelu	Good morning Intel and every one in the booth
Swaran srii ganesh.Kumar	Good Morning Everyone
ARIF.MUBAROK	Good Morning Everyone
Chuong	Where are you each from?
Tavish - College Relations Mgr	What's up
Niharika.Chinchalpet	Hi Arvind & Good morning everyone
Mahmudul.Chowdhury	Aravind, I am completing my Master's degree in computer engineering from Northeastern University and I was wondering if validation would be a good fit for me?
Aravind	Welcome aboard and let us know what you have in your mind regarding validation
Sivakumar.Kandappan Singaravadivelu	I would like to know what is requirements of this position
Chuong	So I can know which colleges to slam (or not!) :)
Merine.George	Good morning everyone
Timothy.Hu	Hi, from Cornell University! (so good afternoon)
ARIF.MUBAROK	I am from CT. I received a PhD in Materials Science and Engineering at the University of Connecticut
Niharika.Chinchalpet	Hi Arvind , I am Ph.d Student at UMKC and Interested in research areas related to IC design , Validation process
Swaran srii ganesh.Kumar	I am a dec 2010 graduate(MS in EE) from UT Dallas
Merine.George	Hi....I am from university of southern california. I graduated in may 2011
Timothy.Hu	Wow, a lot of recent graduates, I'm still a junior studying Electrical Computer engineering.
Niharika.Chinchalpet	I would like to know if Intel hires Ph.d students too for the position listed
Aravind	Hi. Mahmudul.. Masters's in computer engg is a great background for validation. I specialized in the same in my masters. Validation is not taught in school but Computer engg is the right background
Sivakumar.Kandappan Singaravadivelu	Do you need to know Verilog or VHDL?

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Chuong	Siva: we in validation are looking for candidates with engineering (multiple disciplines - CompE, EE, etc.); strong fundamentals along with good communication skills
Aravind	Hi Niharika. Intel and validation definitely hires PhD candidates and we have done so in the past .
Ahmed.Elnably	I am now working on my masters in computer eng. that is not related to validation, but I have professional experience in validation, is having a masters in a different area is minus in that case?
Chuong	Siva: Verilog and/or VHDL is a plus, but not a requirement necessarily.
Timothy.Hu	I noticed that you are also looking for interns as well, what kind of work would an intern be doing with a limited skill set in validation?
Aravind	@Mahmudul .. Here are some areas Post Silicon needs strong knowledge in Computer Architecture, Assembly language, Programming (C,C++, Perl, Python etc.).
Niharika.Chinchalpet	=CONCATENATE("But Arvind , I am in my first year of my Ph.d an I would like to do an internship in Summer 2012 , will Intel consider my application . I have completed my Master's @ UMKC with specialization in VLSI , Wireless and I also have professional work experience in embedded systems")
Chuong	Ahmed: NO, having a masters in a different area is not a minus. On the ground experience is always a plus.
MARUTHI SRINIVAS.RAMADURAI	Hi Aravind
Chuong	=CONCATENATE("Ahmed: plus, there is no "degree" in validation; as i answered Siva previously, we look for candidates with solid fundamentals in engineering; CompE is perfect (and is what I graduated with!! :))")
MARUTHI SRINIVAS.RAMADURAI	I recently had some interviews with Intel
Shiney.Gupta	hi Arvind, I want to know if you have positions in post silicon validation ?
Aravind	@Niharika .. Yes Internship in your first year of PhD will definitely be considered. For internship number of years in college is not a limiting factor
ARIF.MUBAROK	Is there any scope for Materials Engineers in Validation Engineering Group?
vinit.apte	hey arvind when are you start interviewing the candidates for the JOB posted
Shiney.Gupta	i interned in Intel Folsom in this summer and I was involved with post silicon validation work only
Vikram.Jegannathan	Will knowledge of Flex and Bison be of any help?
Merine.George	can a graduated student apply for intership? or do i need to enroll in a course to apply for internship?
MARUTHI SRINIVAS.RAMADURAI	I was also invited onsite, but due to hiring freeze, it was put on hold. Will Intel be hiring December graduates?
Niharika.Chinchalpet	Thanks Arvind. So What is the criteria are you looking into while hiring

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

Ahmed.Elnably	Chuong: thanks for the clarification. Is there any open position for a full time job, or you will only accept interns?
Lohithnaga.Sama	Hi Arvind, Good Afternoon
Chuong	Timothy: interns can be assigned to a variety of tasks; it all depends on your background and experience/course work to date; for example, if you're loaded up with software/scripting experience to date, we'd put you on writing automation scripts
Sivakumar.Kandappan Singaravadivelu	I'm skilled in design of analog design and sensors. Can I know what kinds of responsibilities will be handled by me
ToddS	@George A graduate student can apply for the position. The requirement for a graduate is that you be accepted and enrolled.
Aravind	@Niharika Background in one or multiple of the following areas ,Computer Architecture, Assembly language, Programming (C,C++, Perl, Python etc.).
Niharika.Chinchalpet	Oh my goodness , even I am sailing in the same boat as others, I had telephonic interview with Intel and after that they would call me onsite but after that I got a call saying that -Hiring Freeze
Ramya.Padmanaban	@ arvind - I have exp in VHDL, C/C++ and Python, VB, .net but have not got any calls yet
Chuong	Ahmed: nothing is set in stone; we review and consider candidates for all types of openings; all real-time dependant on what our needs are at the moment
ToddS	=CONCATENATE("Regarding the Hiring pause at Intel "Intel is currently assessing our hiring plans for the remainder of the year. This effort is to ensure we carefully plan the remaining hires for the year. We are on track to have the best year in our company's history and as such, we want to ensure we stay on that track. We expect our planning cycle to take a couple of weeks. Once the planning is complete, we will be able to execute the remaining hiring plans. All open requisitions are being reviewed and v")
Niharika.Chinchalpet	Hi Arvind , It would be really helpful if you can look at my profile and give me some feedback. My email id - niharika.chinchalpet@gmail.com
Saurabh.Naik	Exactly the same scenario as Niharika....got a call onsite to Intel Oregon and tehn Hiring Freeze...
Timothy.Hu	=CONCATENATE("Chuong, thanks for the clarification. My background is currently more in the hardware design process. I'm currently doing design using Cadence virtuoso. Are there opportunities more alongside the pre-silicon validation, or dealing more with the hardware side of things?")
Parvatha.Muralidaran	@Arvind: Hello Arvind.. I have experience in verilog, C, Computer architecture, PCI express and currently working as a characterization intern.
Chuong	Apologies in advance if we're not getting to all your questions quickly. We're frantically trying to review the logs to see who's asked what. Feel free to re-ask/post...

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Dhevesh.Mohana Sundaram	I had actually gotten an Onsite at Chandler AZ with a Pre-si validation team and i did pretty well... But before they could get back to me with a result... hiring freeze :
Ramya.Padmanaban	@ arvind - I have exp in VHDL, C/C++ and Python, VB, .net but have not got any calls yet
Tavish - College Relations Mgr	=CONCATENATE("Hi All -- Regarding the "Hiring Freeze" -- Intel is NOT on a hiring freeze, however we are particularly conscious of our overall headcount at this time. We will continue to invest in intern & RCG hiring, so I absolutely still encourage you to search & apply for open positions.")
ToddS	@RAMADURAI:We are reviewing open availability. The reqs that are posted are the positions open and ready to hire on.
Aravind	@Ramya.. You have the right background for validation. I would recommend sharpen your computer architecture skills if you have not already .
Ramya.Padmanaban	@ Aravind - thanks
Niharika.Chinchalpet	Hi Arvind , It would be really helpful if you can look at my profile and give me some feedback. My email id - niharika.chinchalpet@gmail.com
Mahmudul.Chowdhury	I am looking for full time positions for 2012... So are these positions just ofr interns? If there are any full time positions.. When do you start interviewing and hiring?
Sivakumar.Kandappan Singaravadivelu	I`m skilled in design of analog design and sensors. Can I know what kinds of responsibilities will be handled by me?
Rishabh.Gupta	Hello Arvind: I am looking for positions in pre and post silicon validation
Aravind	@Niharika. I would not be able to review your profile individually with the number of folks here. As long as you have applied for the job opening it should be good.
Chuong	Timothy: there are opportunities in pre as well as post-si validation; both Aravind and I did stints in pre-si in our past lives
Swaran srii ganesh.Kumar	Hello Aravind.. I have a good background on Computer architecture, Assembly langs, Verilog, VHDL, C and Perl ...can u please look at my profile and let me know the feedback ... Thanks!
Parvatha.Muralidaran	@Chuong: Hello Chuong.. I looking for positions in post silicon validation
Dhevesh.Mohana Sundaram	=CONCATENATE("@Aravind... I am a recent graduate from USC with an MSEE - Digital VLSI and Comp. Arch. ... I have good software background as well since i took an advanced proqramming course... I am quite quick in picking up new tools and software but i wanted to know whether not knowing System Verilog will be an issue?")
Niharika.Chinchalpet	@Aravind I have my profile posted on Linkedin and I have also applied for the positions listed on Intel website
Saurabh.Naik	I would be graduating in December 2011 with a specialisation in Analog/Mixed Signal VLSI Design and I currently work as a Analog VLSI Circuit Design Intern....Does Intel have openings in Mixed Signal Validation?
Jafer.Almuallim	I am wondering if there is any opening for computer science major

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

ToddS	@Mahmudul: We are evaluating of future hire numbers and seeking qualified candidates. Please apply directly to the requisition posted. We do not have the specific timeframe of when interviews will begin.
Tavish - College Relations Mgr	=CONCATENATE("@Jafer You will want to do an "Advanced Search" at www.intel.com/jobs to see our current openings - but in short, yes we are constantly looking for great CS candidates.")
Aravind	@Dhevesh. Not knowing System Verilog is not an issue. I personally don't know system Verilog myself. As long as you are strong in the areas that you already know you should be able to learn any new skill needed.
Vivek Sriram.Yenamandra Guruvenkata	=CONCATENATE("Hi Aravind. I hope to graduate this December with a Masters in ECE from Ohio State. However, I am currently working as a research assistant in Sharjah, helping my advisor set up a lab here. So, I was just wondering if you have a time frame you are looking at to fill the reqs.")
Vivek Sriram.Yenamandra Guruvenkata	Sorry, just realized Todd answered the question.
ramadan.buzakuk	=CONCATENATE("@aravind and chung :i had a post silicon validation intern in 2011 ,and looking for a full time position in post or pre silicon validation ,any requisition specifically connected with this event "chat is long so hopefully i get a respond""")
Jafer.Almuallim	@Tavish I am an international student with F-1 visa. Is it possible to apply for a job at Intel
Saurabh.Naik	I would be graduating in December 2011 with a specialisation in Analog/Mixed Signal VLSI Design and I currently work as a Analog VLSI Circuit Design Intern....Does Intel have openings in Mixed Signal Validation?
Tavish - College Relations Mgr	@Jafer What degree are you seeking? Bachelor's Masters PhD?
Swaran srii ganesh.Kumar	@ Tavish: I was interviewed by intel and had 2 onsite interviews (AUG 18 and AUG 22)... but they said, because of temp hiring freeze, they will not let results out until the freeze is over. Do you have any suggestions or comments on it ?
Timothy.Hu	Chuong, do you have any recommendations as to how to best prepare for something like pre-silicon validation? How was your experience as an intern there?
prardiva.mangilipally	@Aravind:what is the recipe to get that one phone call for a preliminary interview?
Chuong	@Saurabh - there is always a need for analog/mixed signal validation candidates (almost a lost art these days), but i can't say for certain there is a specific opening right now
Dhevesh.Mohana Sundaram	=CONCATENATE("@Aravind I am currently on my OPT and i am very interested in any immediate positions available.. i am currently working as a Research Intern at USC's Computer Science department... I know i am being forward but i have been trying to get into intel since January and the one chance i had in August was suspended due the hiring haitus...")

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Keming.Bi	Hi, I graduated from Syracuse University with MS Computer Engineering , I have experience in C.C++ ,VHDL and VB , some projects are processor design and implement in Cadence, can I do the post silicon validation in Intel?
Sivakumar.Kandappan Singaravadivelu	When is the selection of candidates going to start?
Jafer.Almuallim	@Tavish, I just finished my BS degree, I have started my Master's degree last summer
Tavish - College Relations Mgr	@Swaran I would continue to keep in contact with the person at Intel who you've been communicating with. The hiring restriction is out of their control, but it is definitely in your best interest to remain in touch.
shayan.sengupta	=CONCATENATE("hey hi i have expereience...i verilog, vhdl...n scripting like c/c++, tcl, perl...i m doing my masters thesis on reconfigurable computer architecture....also i am well familiar with timing analysis, P&R, automation...so are these skills good enough for validiation or do i need to have some other skills")
Tavish - College Relations Mgr	@Jafer Masters in CS?
Karthik.Ananthanarayanan	=CONCATENATE("@Aravind: Hello Arvind, I am a graduate student from USC, LA, into electical engineering with emphasis on VLSI design , comp arch. I interned at Intel Santa clara over the summer in the DFT team, currently looking for coop positiosn for spring 2012. and full time positions from May 2012.")
Todds	@Sivakumar.Kandappan Singaravadivelu: We do not have a specific time designated to start the interview process
Jafer.Almuallim	@Tavish, yes
Swaran srii ganesh.Kumar	Thanks Tavish.. will do it.
Shobana.Palanisamy	=CONCATENATE("Hi Aravind..I am currently doing an internship with IBM..I will be graduating in May 2012 , specializing in VLSI, Comp architecture..I have experience in Verilog, Python, Java and Cad tools..I am looking for a full-time ..I have applied for various positions in Intel..When will I be getting calls for the interview?")
Aravind	@Kerning You have all the rightbackground for Post Silicon Validation at Intel. You will be a great fit. If you have not already I would recommend add Assembly language to your skillset
SHIVA REDDY.BUSIREDDY	I have graduated doing with a masters in ece and interested in validation. What kind of skills are you looking for as in hadrware or software?
Tavish - College Relations Mgr	@Jafer Intel will sponsor Master's candidates in Computer Science.
Sivakumar.Kandappan Singaravadivelu	Can any please elaborate about the selection process
Tavish - College Relations Mgr	@Swaran You're welcome -- definitely check in once every few weeks and make sure your interest in the group & position is reinforced :)

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Keerthi.Manjunathan Swarnamanjunathan	=CONCATENATE("Hi Aravind and Choung, I am Keerthi from NCSU. I am looking for full-time position. I will be graduating in December. My specialization is Computer architecture with interest in design and verification. I have experience in verilog, system verilog, Perl. Currently I have taken basic computer architecture, advanced microarchitecture courses and ASIC design/verification courses at NC State. I am currently verifying the FabScalar RTL- decode, rename and disptach stages of superscalar core.")
ToddS	@Shobana: We do not have a designated time to start the interview process. We will contact the qualified candidates once the process starts.
Chuong	@Shayan - the skills/experience you list are great for validation; again, all, we're looking for solid fundamentals, with specific experience a bonus; validation is a wide field that you can apply your talents to!
Dhevesh.Mohana Sundaram	@Chuong Hello! Does Intel hire RCG who graduated for intern positions?
shayan.sengupta	@chuong thanks for your reply
Jafer.Almuallim	@Tavish, Thank you Mr. Tavish. I am current seeking an internship, Does Intel sponser students who are currently staying their Master's in CS too?
Aravind	@Shiva Reddy.. We look for candidates that have solid fundamental skills (Computer Architecture, C++,Assembly) , great communication skills, and a strong desire learn new things.
Tavish - College Relations Mgr	@Dhevesh RCGs are not considered eligible for internships.
shayan.sengupta	so are you guys hiring for interns or rcg
Dhevesh.Mohana Sundaram	@Tavish thanks for the reply
ToddS	=CONCATENATE("@Sivakumar.Kandappan Singaravadivelu: The selection process is that we review resumes (candidates) that meet the qualified candidates for the req. We review those and select the qualified individuals for phone screen/interview. Almost always, there are more qualified candidates than we have openings")
Tavish - College Relations Mgr	@Shayan Yes we're hiring for both interns & RCG positions.
Anish.Philip	@Aravind: I believe a good majority of people here have the skills Computer Architecture, C++,Assembly. What would make a RCG candidate stand out ?
Tavish - College Relations Mgr	@Jafer Yes. As an FYI, there are a number of countries however where we are federally restricted from hiring interns. So it may depend on your actual Country of Origin.

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

Phani.Chalasanani	=CONCATENATE("@Arvind This is Phani graduated in Aug 2011 and looking for a full time position. I have a skill set scripting(perl, TCL/tk), HDL programming(Verilog and VHDL), programming (C and C++), EDA tools (Cadence, Prime Time, Design Compiler Nanosim). I have hands on experience in academic project in the areas of RTL coding and verification, programming, ASIC Design Flow, Physical Design (90nm and 65nm). What is your suggestion about the areas I need to improve in my skill set? Is that my profile match")
Sivakumar.Kandappan Singaravadivelu	When does screening starts?
Phani.Chalasanani	@Arvind Is that my profile matches with your team requirement? Thanks
ToddS	Please ask all questions in this public chat forum. We are unable to manage/accommodate private chats due to the volume of attendees. As a side note, the chat transcripts will be posted after this event wraps up, so don't worry if you miss something!
Aravind	@ Anish.. Great question !! A good RCG candidate can always stand out with solid soft skills like communication, collaboration and a constant willingness to learn.
nwokoma1971.Ajuzie	If one is successful after the Phone interview, what follows. Do you have provide relocation assistant
ToddS	We do not have the specific timeframe selected for screening.
Amol.Joshi	@chuong which group is this and how is it different from other groups as far as validation is concerend
Keming.Bi	=CONCATENATE("@Chuong HI, I graduated from Syracuse University with MS Computer Engineering , I have experience in C.C++ ,VHDL and VB , some projects are processor design and implement in Cadence, my courses are mainly about VLSI ,what skilles should I have when I want to apply for pre-silicon validation ?")
Jafer.Almuallim	@Tavish, Would it be possible to know whether my country of origin is one of those restricted countries? I am from Saudi Arabia
Thomas.Hummel	@Aravind .. does your team have any interest with recent graduates who will be entry level this December
Harika.Suram	=CONCATENATE("Hello Aravind, I graduated in May 2011.I applied to lot of positions of my Interest. Some times I got a response asking me to fill pre-screen questionnaire and then after I did not get any reply. Is there anything that I need to do?I have a skill set in Assembly Language,Computer Architecture,C,VHDL,Verilog,Scripting")
nwokoma1971.Ajuzie	Does applying on 609815 provide each hiring manager with your resume
sguduri26	Hi, I have some experience working as a Verification Engineer with System Verilog (UVM) and Verilog. I have been applying for req's that match my skills. But never was lucky to be contacted by Intel. How can I approach to by applying online to be noticed?

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Anish.Philip	@Aravind: I agree these skills are great. But however very hard to put forward on a resume. I am always eager to learn and have excellent communication/leadership skills - held office of president of a RSO
Tavish - College Relations Mgr	@Jafer It should be okay, I do not believe S.A. is on the controlled or embargoed countries list.
Phani.Chalasanani	=CONCATENATE("@Hello Mr.Todds This is Phani graduated in Aug 2011 and looking for a full time position. I have a skill set scripting(perl, TCL/tk), HDL programming(Verilog and VHDL), programming (C and C++), EDA tools (Cadence, Prime Time, Design Compiler Nanosim). I have hands on experience in academic project in the areas of RTL coding and verification, programming, ASIC Design Flow, Physical Design (90nm and 65nm). What is your suggestion about the areas I need to improve in my skill set?")
Rathna.Keerthi	Hi I am Masters student from Univ of Cincinnati. I am doing my Master's thesis in which I use Gem5, an Architectural simulator developed by Wisconsin group. Does this experience makes me fit in validation positions at intel? Thanks
Jafer.Almuallim	@Tavish, Thank you Sir
Todds	@nwokoma1971.Ajuzie: This req is gather resumes and allow you the chance to also gather information. Applying to this req, and uploading your resume, put you in our database for recruiters as well as hiring managers to view
Hrishikesh.Sankpal	Hi Arvind. I am a Fall 2010 Graduate with a Major in Electrical Engineering.. Can you please share some details on the skills that you are expecting from a candidate for this position..?
Aravind	=CONCATENATE("@Anish. Have you heard of toastmasters ? Great place to hone your communication skills. Your extra curricular activity speaks to these skills. These skills shine through during your phone as well as on site interview. No matter what question you are answering these skills are evident. Keep working on them before and during your job also.")
Timothy.Hu	*repost: Chuong, do you have any recommendations as to how to best prepare for something like pre-silicon validation? How was your experience as an intern there?
Amol.Joshi	@Aravind which group is this
Chuong	@Amol - my org (and Aravind's) handles post-silicon processor validation - specifically, System Validation, Compatibility Validation, Electrical Validation, etc. post-silicon being on the parts/chips themselves, not in a software/model environment
Thomas.Hummel	@Intel .. is the Chip Integration Team interested in entry level engineers?
Aravind	@Phani. You have covered wide variety of skills needed for validation as well as post Silicon validation. I recommend adding Python in your scripting skillset and I am not seeing assembly language in the list as well as computer architecture.

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Anish.Philip	=CONCATENATE("@Tavish: How important is a specific cover letter for a position. With the limited number of documents available to post , it is only possible to provide a general cover letter for all positions applied ? Does deleting a attached document after submission remove it from the submission ?")
Keyur.Shah	Hi Aravind
Amol.Joshi	thanks Chuong and does applying to 609815 send my resume across to all the validation teams
Maher.Tahhan	Hello, I'm an EE-Physics dual finishing my undergraduate in May. I have worked in microcontroller validation previously. I am looking for an internship this summer before I begin my Masters.
Keyur.Shah	I am a recent graduate from University of Texas at Arlington, My majors has been Signal Processing
Aravind	@Hrishikesh .. Here are some major skills Computer Architecture, Assembly language, Programming (C,C++, Perl, Python etc.).
Keyur.Shah	I am looking for jobs in DSP and Video Processing and have been applying to Intel since a long time
Keyur.Shah	but am not getting any response
Tavish - College Relations Mgr	@Anish if you deleted the attachment then we would no longer have access to it. I think a cover letter is a nice to have, but by no means necessary. It'd be more valuable to tailor your resume for the specific position..
Keyur.Shah	can you please guide me a bit as to how to overcome initial barrier and get an interview call
Chuong	@Amol - yes, once you submit your resume, it will be available to all hiring managers to review
Rathna.Keerthi	@Aravind Does my experience with Gem5 architecture simulator (for my thesis) helps for this position? Thanks
Amol.Joshi	thanks@Chuong
Adil.Sadik	Hi,
Anish.Philip	I second the question posted by Keyur : an you please guide me a bit as to how to overcome initial barrier and get an interview call?
Chuong	Once again, everyone, if we've not gotten to your question, please re-submit. We're trying to keep up...
Keyur.Shah	@anish thanks
Aravind	@Rathan.. Your background with arch simulator is a great fit in validation as well as most engineering jobs at Intel.
Adil.Sadik	I didn't find any specific opening for Logic Design. Would you let me know if there is any opening in this area? How can I forward my resume to the proper place.
Aravind	@Rathna.. Your background with arch simulator is a great fit in validation as well as most engineering jobs at Intel.
shashank.suresh	i am very comfortable with vhdl and the tools relevant, both fpga and asic. What sort of jobs can i look for at intel?

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Swaran srii ganesh.Kumar	Hello Aravind / Chuong.. can u please look at my profile and let me know the feedback ... Thanks!
ToddS	=CONCATENATE("@Keyur.Shah: The best advice is to have an accurate and update resume in our database, or your profile. We have multiple current openings, and we have more candidates than openings. I can't give an exact answer to overcoming and getting an interview because our recruiters are constantly searching our database")
Hrishikesh.Sankpal	@Arvind. I have applied to the Validation position as suggested for this Virtual Event.. Surely going through all the resumes submitted will take a lot of time.. When will we get a response from Intel regarding this position?
Anish.Philip	Thanks Todd, Aravind
Aravind	@Hirshikesth. Todd just answered your question
Keyur.Shah	@Todd thanks a lot. so will today's event help in forwarding my resume to a few hiring mangers
dilipkumar.gangapuri	hello aravind
Phani.Chalasoni	=CONCATENATE("@Arvind Thank you for the reply. I did a Multi Cycle project design for a MIPS Architecture in Verilog and I did academic assignments for Assembly Language too. I did course work in Computer architecture. Is there any hiring going with in your team at present?")
Vishal.Guntur	=CONCATENATE("Hi Aravind!.. I'm a MS EE student and will be graduating in Dec 2011. I am actively looking for full time positions (RCG). I have a solid background in VLSI design, digital design, computer architecture, verilog and C++.. Are there any other skills that your team is looking for in candidates?")
Chuong	@Adil - per my other response, once you submit your resume, a logic design mgr can search for key words, etc. and will be able to see yours
dilipkumar.gangapuri	=CONCATENATE("im MS student . I am proficien tin c, c++ , Verilog, have basic understanding of perl and system verilog. What are the area/ skill setsSpecifically u look for in an candidate for validation engineering?")
ToddS	@Keyur.Shah: Todays is informational and help answer your questions. I can't guarantee the hiring manager for what you are looking for is in one of these booths.
Hrishikesh.Sankpal	@Arvind.. Can you also please take a look at my profile and if possible suggest some skills that I need to have for this position?
Anish.Philip	@ Choung: May I inquire about the general keywords that are searched for ?
Aravind	@Phani.. Most teams around Intel, including ours are always on the look for RCG's to inject some fresh ideas so keep applying.
Arohi.Desai	=CONCATENATE("@Tavish:I am pursuing my MS in EE from UT Arlington with a focus on embedded systems and wanted to know of any suitable positions. I have had good internship experience and will be graduating in May 2012. My skillset includes, C, C++, ASM, OS concepts, ICDs, serial communication protocols. What skillset addition would make me a more

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

	viable candidate?")
dilipkumar.gangapuri	im looking for RCG positions could you consider me in for the open positions at your group
Bhargava.Puvvula	@aravind: I am a masters student(Embedded Systems). I am interested in computer architectures. I am familiar with DSP, ASIC, MIPS and X86 architectures. I am looking for a co-op/Internship positions in these fields. Could you help me ?
Keyur.Shah	@todd thanks once again. but will my resume be reviewed by some hiring mangers today and if they find it good enough will they forward it to other managers later on if not today
Rathna.Keerthi	@Arvind Thank you very much. when is intel looking to hire for this position? I mean the expected joining date?
Anish.Philip	@Chuong Sorry for the error in name
Chuong	=CONCATENATE("@Anish - some examples - "design", "RTL", "validation", stuff like that")
Dharmesh.Chheda	=CONCATENATE("Hi Aravind, I am a Master's graduate in EE with focus on embedded systems and computer architecture. My skillset includes C, C++, ASM, OS concepts, RTOS, ICDs, Communication protocols. I also have good background of networking and telecomm and hardware experience.What skills do I need to add to be a more suitable candidate for these positions?")
Anish.Philip	Thanks
Aravind	@Ratha.. RCG hiring is going on all the time. If you have not graduated start applying for internships
Keyur.Shah	@todd please pardon my questions, its just that many of my friends work at Intel and I am very interested to work with Intel so looking for an opportunity of an interview
ToddS	@dilipkumar.gangapuri: We are not able to look at specific resumes and profiles in this forum. PLease apply directly to the reqs and open position that you see at intel.com/jobs. Upload your profile and resumes
ganesh.viswanathan	hi
Phani.Chalasan	@Arvind Can I know what is the role of System Verilog in Verification or Verilog is enough for Verification. Can I know at present what is the product your team working on?
dilipkumar.gangapuri	i had applied but havnt heard response ..
Keyur.Shah	@todd thanks once again. but will my resume be reviewed by some hiring mangers today and if they find it good enough will they forward it to other managers later on if not today

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Abhishek S.Shetty	@Aravind: I have a prior experience for 2years in Electronic Manufacturing and Software Development, and presently doing my research related to Verification and FPGA Prototyping. Does it help
ganesh.viswanathan	I am looking for an intern position in summer 2012, please let me know when i need to apply
nwokoma1971.Ajuzie	Does the Hiring Managers consider RCG with Doctoral degrees?
Aravind	@Phani. We are always working on interesting products. It is always exciting around here.
ganesh.viswanathan	I am doing my masters in Computer Science
ToddS	@Keyur.Shah: I can't guarantee that it will be. This is for informational gathering for you, a manager may review but not the specific reason
Vishruth.Burla	=CONCATENATE("@arvind: Hi, I am Masters student in EE looking for an Internship, My majority of course work is in Computer architecture, Digital design for both Low power and High performance, SOC - Embedded Design and have worked on various academic projects giving me a good experience in Verilog and C. I have also done a course on IC design test. So I am excited to know what else you look in a candidate for considering him as your possible team member.")
ToddS	@ganesh.viswanathan: Please apply at any time when the intern req is open.
Keyur.Shah	@Todd thanks once again. so the purpose of this event is just to know about the process of applying and about various positions at Intel?
bhargav.medala	=CONCATENATE("@Aravind: Hi I am a graduate from computer science from india and i am pursuing my masters in university of oklahoma. thought i am from computers background i always had the interest of implementing software using hardware rather than on a computer and as apart of it i developed a micro controller based digital clock during my graduate study and also worked for defense lab in working on monitoring receivers.")
Sameer	=CONCATENATE("@Choung I am currently a graduate student from NCSU. I am well familiar with Verilog HDL, System Verilog, VHDL, C, C++, Perl and done decent amount of projects to test them. Will these skills suffice for the position 609815 or I need to learn more languages? If so can you specify those which you are currently looking for?")
ToddS	@nwokoma1971.Ajuzie: Yes we do. Make sure you have an accurate and updated resume in your profile and apply to positions that fit your degree and discipline
Abhishek S.Shetty	@Todd: I have a prior experience for 2years in Electronic Manufacturing and Software Development, and presently doing my research related to Verification and FPGA Prototyping. Does it help
Vishruth.Burla	I also want to know if being a Teaching Assistant for Electrical Circuit Design will help me for my job
Vishruth.Burla	?
Ananth.Rangaraj	Hi aravind. what positions are you looking to fill?

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

Aravind	@Vishruth. You are a great match as far skills goes at most engineering positions at Intel. Keep sharepenign those skills.
Chuong	@Abhishek - your background and experience are good and we would def. look at your resume
ganesh.viswanathan	Wat are main requirements to be considered for an intern
Abhishek S.Shetty	Thanks Chuong. Will be looking forward to get a call from Intel
Dharmesh.Chheda	Hi Arvind, Does my background qualify for these positions?
ToddS	@Keyur.Shah: It is for you and us. I just can't guarantee the answer of a specific manager review your resume
Phani.Chalasanani	@Arvind That's great and I heard team environment at Intel is great. Can please review my resume after the event. Can you please consider my resume for future openings or positions I am qualified for. Thanks.
vinit.apte	@Choung: will a background in rtl,verilog,system verilog,computer architetcure,verification be enough to be considred for this position
ganesh.viswanathan	I have programming skills experience in C,C++, java
Aravind	@Ananth. Chuong and I are looking for Post Silicon validators
Vishruth.Burla	@aravind :thanks to let me know about that. I also want to know if Intel has removed it's freeze on hiring if not when is that intel is going to start it's hiring?
Keyur.Shah	@todd I am not asking any guarentee, just want to know whether there is a chnce for my resume being reviewed or not
Chuong	@Vinit - definitely!!!! post-si validation uses a lot of software
vinit.apte	thanks
vinit.apte	what tools does intel use for post-si
ToddS	@Keyur.Shah: Our recruiters and managers review active resumes against open positions. There is a chance yours in one of those.
Priyanka.Rao	Hello . I am pursuing MSEE currently and would like to know the typical technical skills you would be looking for . I would also like to know if we have limited knoledge in a particular area , how I work around that problem in order to be able to qualify?
Keyur.Shah	@todd I have done many good projects in field of signal processing, image and video processing. I have good programming skills with Matlab C and C++
Jim.Lathrop	Is it possible for you to look at my resume and tell me what skills I need to add?
Bart.Gasiewski	Hello, I was wondering what the responsibilities of a new hire are for you division?
Chuong	@Vinit - good question! although we use some off the shelf stuff, most in internally developed, hence why having the core skills in software, etc. are key
Hasan.Faraby	Hello All
Tavish - College Relations Mgr	Hi Hasan

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

Subhadip.Roy	hello..i am subhadip
Hasan.Faraby	Hello Tavish
vinit.apte	thanks a lot for the reply
Rathna.Keerthi	@arvind @chuong Thanks. I have my resume up. Please have a look . Thanks!
Hasan.Faraby	I am looking for an intern position.
Subhadip.Roy	i am doing my MSEE from Arizona State University..can you briefly tell me what kind of validation events am I looking at?
ToddS	We are not reviewing private resumes or chats in this chatroom.
vinit.apte	does an experience in system verilog going to help a lot for considering a candidate for position
Priyanka.Rao	Hello . I am pursuing MSEE currently and would like to know the typical technical skills you would be looking for . I would also like to know if we have limited knowledge in a particular area , how I work around that problem in order to be able to qualify?
Phani.Chalasanani	@Arvind That's great and I heard team environment at Intel is great. Can please review my resume after the event. Can you please consider my resume for future openings or positions I am qualified for. Thanks.
Tavish - College Relations Mgr	<a href="http://www.intel.com/jobs">www.intel.com/jobs</a> is the place to start for your career search
Hasan.Faraby	I have quite a bit of fabrication and measurement skills along with some software skills. Which positions will be best for me.
Chuong	@Subhadip - validation events? aravind and I manage teams specifically within post0-silicon processor validation, but as i've answered previously, validation is a big discipline with many different facets and needs
Phani.Chalasanani	@Arvind I observed now days there is no hiring at Intel and my friends said that Intel freezed hiring. When will the hiring starts again.
Tavish - College Relations Mgr	@Hasan you can do an advanced search on our jobs database at <a href="http://www.intel.com/jobs">www.intel.com/jobs</a> and indicate specific skills you may have to see what relevant positions are open
nwokoma1971.Ajuzie	=CONCATENATE("What makes Intel "Stand-out" from other companies and why should I consider joining Intel")
ToddS	@Phani; We are continually hiring RCGs and Interns. Please apply to open reqs and keep an updated profile. Our recruiters search this on a regular basis
Martin Raith	If you need to ask, you do not need to apply ;)
Aravind	=CONCATENATE("@nwokoma Great question !!! Intel stands out from other companies as their vision is "enriching everyone's lives on earth" so you work will have a global impact.")
Subhadip.Roy	I have worked in the validation team of ST Ericsson , in the bluetooth department. I have more than 2 years of experience in Using CAD tools, and layout editor in cadence..What do ou think about nmy profile

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

Martin Raith	=CONCATENATE("Do you have any chance to be considered (when applying for a job in validation) as a theoretical physicist (currently being Ph.D. student with masters degree), working on spintronics, silicon qubit devices, and quantum computation, compared to all the specialized computer engineering guys?")
Tavish - College Relations Mgr	=CONCATENATE("@Nwokoma Also, our culture strongly supports you moving around to truly find your dream job. In my 7 years here I've had 5 different positions. Chances are, if you are passionate about technology, there are very few other employers who can match the breadth of opportunities available")
Chuong	@Subhadip - Intel has a significant library/layout organization which would fit your skills/experience. i would suggest you search for those jobs specifically and submit your resume
Justin.Kurian	Do any of you have insight into the TMG group at Intel? I am a chemical engineering student.
Devashish.Bhatia	@ Mr Aravind : Graduated in May 2011 from San Jose State Univeristy with Masters in EE ( 3.5) .
Devorah.Hayman	Hi Aravind, are you located in Chandler, AZ
Subhadip.Roy	I have already submitted my resume for the RCG validation post..Can you rreview my resume and check i can attain a position?
ToddS	@ Justin: The intern positions and RCG openings in the TMG facilities are up to date with the openings. Please keep your resume and profiles updated and accurate.
Devashish.Bhatia	@ Mr Aravind : Took courses in Analog/Digital background( CMOS,ASIC,FPGA,Verilog,C++)
Devashish.Bhatia	have been applying for a long tim for the RCG positions..
Justin.Kurian	@ ToddS, thanks
Chuong	@Martin - we don't have much insight into positions with your background, BUT, i wouldn't rule out anything. Intel is a big place. submit that resume!!!
ToddS	We will not be reviewing private chats or resumes in this chat booth.
Subhadip.Roy	I am particularly interested in the validationposition, because back in ST Ericsson, where I was in the validation team of bluetooth, I learned a lot of new stuff..which was very beneficial for me.
Hasan.Faraby	Thanks Tavish
Tavish - College Relations Mgr	@Hasan You're welcome!
Aravind	@Martin.. Your specialization is not a common them across validation but Intel always looks for persons with varied background from anthropology to software.. So don't rule out anything at Intel.. Your qualification does sound impressive
Hasan.Faraby	I would like to know if my software are sufficient for the fvalidation positions
Chuong	@Subhadip - sure; submit the resume/apply!

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Hasan.Faraby	I am familiar with verilog, C
Hasan.Faraby	Thanks, I applied yesterday
Chuong	@Hasan - those are good skills to have
Hasan.Faraby	May I know the specific skills required for the validation position
Hasan.Faraby	Is prior experience mandatory to get a interview ?
Vishal.Guntur	Hi Chuong! I'm a MS EE student graduating in dec 2011... I'm looking for fulltime opportunities.. What kind of issues/problems would I be working on if I were in your team?
Kalpiti.Jha	Hi Arvind, I am a MS-ECE from University of Florida. I have a background in VLSI, Analog and RF circuits. Since your group works on validation of I/O processors, does having a background in Transmission lines, impedance matching etc help??
Subhadip.Roy	Another thing..will my knowledge in analog design also come into play as a validation engineer..I'm asking this..because i don't know about this..can you throw some light on this
Chuong	@Hasan - solid fundamentals in Comp Arch, EE, Software, etc. Good communication skills are a must.
Hasan.Faraby	Thanks Chuong
Aravind	@Kalpiti.. Transmission line, impedance matching is not a requirement in our group but other groups would be more interested in that skillset. Any extra knowledge can't hurt
Harika.Suram	=CONCATENATE("Hello Chuong, I graduated in May 2011.I applied to lot of positions of my Interest. Some times I got a response asking me to fill pre-screen questionnaire and then after I did not get any reply. Is there anything that I need to do?I have a skill set in Assembly Language,Computer Architecture,C,VHDL,Verilog,Scripting. I have been applying for the past one year but no calls yet")
Chuong	=CONCATENATE("@Vishal - validation is all about finding the bugs, so the list is a tad bit long to list here. :) in all seriousness, some of the big disciplines within post-si validation are System Validation, Compatibility Validation, Electrical Validation, and Circuit Marginality Validation")
Subhadip.Roy	That's why I took both analog and digital design courses in ASU, cause I wasn't sure what exactly would come into play once I enter the industry.
Keerthi.Manjunathan Swarnamanjunathan	Hi Arvind/Chuong: I am Keerthi, from NCSU. Do you have any openings for full-time position in your team starting Jan 2012?
Kalpiti.Jha	@Arvind: great!! so what are the skills required for I/O validation?
Wen.Yu	=CONCATENATE("@Chuong, Hi, I was interviewed with Austin Validation group two weeks ago, but prior to the final round, I was told Austin campus don't have jobs anymore for the reason of freezing hiring suddenly. Is there possible I can be transferred to other Intel Validation group to further interview? Thanks")
Chuong	@Subhadip - good going; I graduated in CompE specifically because I loved hardware, but knew that Software pulls it all together and would be needed

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Aravind	@Kalpit. I am currently not in I/O validation but for I/O validation your impedance and electrical background is a must. Also these are skills that are hard to come by these days so keep sharprenign them as it should make you stand out more.
Samik.Biswas	@Arvind: I am graduating this december and looking for a fulltime position, I have applied to various postions through the Intel website
Kalpit.Jha	@Srvind: Thanks for the Info!!
ToddS	=CONCATENATE("@ Harika.Suram: The questionnaire helps the recruiters get the background and what specifically you are researching. It also is to gather insight on more specific information. Please keep applying to specific positions and keep your profile updated and accurate. Our recruiters do constantly search the database and fit the candidates to open positions. We usually have more people apply than we have available openings")
Martin Raith	Thanks! One more question: Which devision at Intel is responsible for the computer not of tomorrow, but of the further future? Is it the Intel Open Labs?
Chuong	@Keerthi - please submit your resume; we continually peruse the db as openings/needs arise
Tavish - College Relations Mgr	=CONCATENATE("@Wen I'm sorry to hear about the position being frozen. I want to reiterate for everyone that Intel is NOT on a company-wide hiring freeze. We are still very much investing in our future through RCG & intern hiring. Wen, we cannot "transfer" your application, but i encourage you to keep in touch with the hiring manager and make sure they are aware that you are still interested in that particular position. Also apply for other jobs that may be a good fit for you!")
Tavish - College Relations Mgr	@Martin Intel Labs is our R&D group
Tavish - College Relations Mgr	@Martin Intel Labs is looking at technologes 5, 10, 20 years out...
Subhadip.Roy	In software , I am good at C and C++, I am very flexible in using CAD tools of cadence, Verilog, and using MATlab..would this be sufficient to enter the validation team.
Martin Raith	great, thanks!
Tavish - College Relations Mgr	@Martin You're welcome!
Tavish - College Relations Mgr	Questions anyone??
Tavish - College Relations Mgr	Please make sure you get a chance to check out our other booths available.
Bhaswar.Mitra	Hi, I am Bhaswar and I'm a fresh graduate looking for full time positions starting in Jan, 2012
Chuong	Subhadip - again, looks like you have wide array of skills; C/C++ and verilog would def be of use in validation

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Vishal.Guntur	@Chuong.. so do different team members work on different aspects of validation or do people keep moving around within the team?
gor.beglaryan	Aravind, is your team validating chips by simulating them, or after a prototype has been produced, which would be less cost effective. And do simulations always predict the actual built chip, since they are very complicated
Wen.Yu	@Tavish, thanks for your time, I'll keep an eye on your new openings.
Bhaswar.Mitra	@Aravind, Chuong... are there any open positions for fresh graduates starting Jan, 2012?
Tavish - College Relations Mgr	@Wen You're welcome - best of luck!
Chuong	@Vishal - the teams/displines i mentioned above are staffed separately, BUT, within my org, people move/switch as the needs arise and/or they want a change
Ramya.Gopalakrishnan	@Aravind: Iam interested in Full time openings in the Digital logic design teams in Intel. Could yo throw some light on what areas does the Design team work?
Subhadip.Roy	Aravind..by post silicon processor validation, what do you mean..can you simplify it a little more?
Chuong	@gor - we utilize both; pre-si validation is all about sims and models; post-si, while still validation on the actual part itself, uses simulations as well
Chuong	@Bhaswar - please submit your resume; we are always perusing the db as the needs/openings arise
gor.beglaryan	thanks Chuong
nazia.kouser	@Chuong Hello,I need an advice as to what jobs i should be applying at intel.I do have a gap after graduation for reasons but have the right skills to enter VLSI industry.Please advice.
Vivek Sriram.Yenamandra Guruvenkata	=CONCATENATE("@Aravind/Chuong - I have done a basic course in Computer Architecture, I have sound understanding of VLSI, I'm comfortable with programming and scripting. I hope to graduate this fall from Ohio State. I'm currently working as a research assistant outside the US and would continue to work till March. Sorry for being a little forthright, but are my chances largely hindered as I will be in US in November (and I'm guessing would need the interview scheduled sometime then)")
Subhadip.Roy	@Chuong, in post silicon validation, is it like you'll write a testbench for the device, and check the precesion and other requirements?
Samik.Biswas	@Chuong: Hi I am graduating this december amd looking for a fulltime position, I have applied on the intel site and still waiting for the response
Aravind	@Nazia .. Apply for the jobs that matches your passion. Validation vs design have different mindset. Find the one that matches.
Tavish - College Relations Mgr	All, please let me know if you have any general questions about working at Intel or our application process.

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

Vishal.Guntur	@Chuong.. interesting.. what does your team work on? I have a good backgournd in Verilog, C++, Perl, Shell, comp arch and digital design.. do you leverage any other skills in your team specifically?
Tavish - College Relations Mgr	I do not have a star by my name, so you'll just have to take my word for it :)
Chuong	@Subhadip - post-si does indeed develop test cases to exercise the logic areas of the chip to see if they behave as expected
ToddS	=CONCATENATE("@Vivek Sriram.Yenamandra Guruvenkata: We won't know what the interview schedule is until you are matched to an open position. This may cause a henderance, but without the specific schedule of interviews or your exact travel schedule, it is too difficult to answer. It may be tougher, but does not rule you out")
nazia.kouser	@Aravind- Thanks for the reply. Well I did apply for them but with no luck.Can you please look into my profile after the event.Also,will I still be considered for RCG if I give valid reasons for the gap.Thanks
Tavish - College Relations Mgr	@Nazia You will only be considered an RCG if you have graduated within the last 18 months from the time of application.
Subhadip.Roy	@Chuong: so you'll test both analog or digital chiiipsets or analog is handled by some other group?
Vivek Sriram.Yenamandra Guruvenkata	@Todd, Thanks for your reply.
Chuong	@Vishal - my org works on Intel's next generation of processors; my teams have a vast array of skills and experience, so everything you mention is good
nazia.kouser	@Tavish-- Thanks but i will not be considred for experienced jobs too in that case.How do I go about then?Please advice
gor.beglaryan	Thank you
Subhadip.Roy	@tavish..how many intern are you'll likely to hire for the RCG intern positions?
Abhishek S.Shetty	@Chuong: How many candidates you are planing to hire as interns?
Subhadip.Roy	and..is this work also done in the Chandler facility in Arizona..i'm asking this since its pretty close to Arizona state univ.
Chuong	=CONCATENATE("To give you all a little background on me - I have been a systems/network admin, a board designer, worked in pre-silicon, post silicon, and signal integrity; this should drive home the fact that there is no "golden rule" as to what skills are "needed" here at Intel!")
NIKHIL.AWACHAT	=CONCATENATE("@All Managers : Hiii, i m doing my masters from university of southern california i m in my first semester and i will be looking for summer internship so preparing my self for that i just what to know as an intern which all languages and softwares one should know")
Tavish - College Relations Mgr	@Nazia Can you clarify your question? If you have graduated within 18 months then you would apply for RCG jobs, anything longer than that and it would be considered for Experienced.

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

Tavish - College Relations Mgr	=CONCATENATE("@Subdahip @Abhishek In 2011, Intel hired roughly 1,300 interns in the US. Our CEO has publically stated that we will be doubling that number of available internships in 2012. So while we do not have an exact number forecasted quite yet, rest assured that there will be bountiful internship opportunities next year!")
nazia.kouser	@Tavish-- Yes its been more than 18 months,so I need to apply for experienced jobs. But then will i be considred a good candidate for those jobs?
Aravind	@Nikhil.. As a intern if you know C or Python well and some hardware background you could be a good fit
Vishal.Guntur	@Chuong... thanks!
nazia.kouser	@Tavish-- It's hard time getting my resume noticed and I believe its becoz of the gap even though I have the skills.
Abhishek S.Shetty	@Tavish : thanks
Lohithnaga.Sama	Hi Aravind, Currently, How many open positions you have in your team?
NIKHIL.AWACHAT	@aravind : thanx a lot
Tavish - College Relations Mgr	@Nazia it depends on the position. I know it is a difficult situation to find yourself in. It doesn't hurt to apply for RCG positions nonetheless.
Alexandra.Picornell	Hello. I just wanted to quickly ask if you could point to a reference (or general direction) for someone interested in learning about post-Si validation? Perhaps that is too off-topic or too broad, but it has been difficult to find information about it.
nazia.kouser	@Tavish-- yes I am applying for RCG.Please check my resume after the event and see if I can be helpful for any open positions at intel.
Chuong	@Subhadip - just saw your question about analog vs digital; we do both and interact with the specific analog teams where necessary
ToddS	@Lohithnaga.Sama: This chat today it to help assist you with questions and we are not here to review private resumes. We do not have a specific timeframe of when interviews will start
PRATIK.PATEL	@Aravind:Hiii I am Pratik here, I did my Masters in Electrical engineering at California State University, Northridge (DEC, 2010), and looking for Regarding recent college graduate (RCG) job position in the field of VLSI.
Tavish - College Relations Mgr	@Alexandra Try <a href="http://www.intel.com/jobs/students/WDIF/WDIF.htm">http://www.intel.com/jobs/students/WDIF/WDIF.htm</a> -- select engineering, then Component Design & Validation
nazia.kouser	@Tavish-- I am looking for design positions in general,and wanted to know what skills in genereal is needed?
Aravind	@Alexandra Here is an good article about validation at Intel <a href="ftp://download.intel.com/technology/itj/q12001/pdf/art_3.pdf">ftp://download.intel.com/technology/itj/q12001/pdf/art_3.pdf</a>
NIKHIL.AWACHAT	@Aravind : hardware background u mean to say designing in cadence or something else
Subhadip.Roy	@Tavish: is the work in validation also done at Chandler in arizona? I'm asking this since chedler is pretty close to my place.

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

PRATIK.PATEL	=CONCATENATE("@aravind:My coursework and academic projects emphasizing on Computer Architecture (5-stage DLX pipeline, cache polices etc ), VLSI Design, FPGA/ASIC Design Methodology and Optimization, Verilog HDL: Modeling, Simulation and Synthesis, System on Chip, Digital Systems Structure, Diagnosis and Reliable Design of Digital Systems and Digital System Design with Programmable Logic.")
PRATIK.PATEL	@aravind:. I have knowledge of programming languages such as C/C++ and scripting languages such as PERL. I have knowledgEOF UNIX Make utility also.
Tavish - College Relations Mgr	@Subdahip Yes!
Chuong	@Nazia - we are looking for candidates with solid fundamentals in Comp Arch, EE; coursework/experience with design tools (RTL, etc.) is great
Tavish - College Relations Mgr	@Subdahip be sure to stop by Booth #1 - Meet Erin
PRATIK.PATEL	@aravind: If possibble, can you please review my resume. I have described all my projects there
Vishal.Guntur	@Chuong .. thank you for answering my questions!. i look forward to hearing back from your team!
Aravind	@Nikhil. Hardware background I was referring to was computer architecture but knowledge of Cadence also helps. It is more design focussed but as long as you understand teh concept you should be good.
ToddS	This chat both is for your assistance. We will not be holding private chats or reviewing private resumes
Sudeepti.Balepur	hello... I am a CS Major, graduating in Dec 2011 with a MS.. Can you please give me more details about the group you work for and what are your requirements from RCGs??
nazia.kouser	@Chuong-- Yes I do have solid understanding of VLSI/ASIC, Compu arch and good at RTL coding.Can you please check in my profile after the event.
Lohithnaga.Sama	@ToddS : I didn't ask to review my resume. Just I asked how many positions might be there in Aravind's team
NIKHIL.AWACHAT	@Aravind : thanx a lot
Prashant.Maloo	Hello.. I am a EE VLSI Major, graduating in May 2012 with a MS.. Can you please give me more details about the group you work for and what are your requirements from RCGs??
ToddS	@Lohithnaga.Sama: We are not discussing number of actual openings.
Tavish - College Relations Mgr	@All Please let me know if you have any general questions about life at Intel.
Lohithnaga.Sama	Thanks ToddS
surabhi.garg	@Chuong HI how are you today?
ToddS	Your welcome
Prashant.Maloo	@Aravind: I am also avaiable for Co-op/internship in Spring 2011
surabhi.garg	my name is Surabhi Garg . I am pursuing MS in EE

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

Chuong	@Surabhi - fine, thanks!!!
surabhi.garg	I will be graduating in Dec2011
surabhi.garg	I am looking for full time opportunities at Intel
PRATIK.PATEL	@Choung:Hiii I am Pratik here, I did my Masters in Electrical engineering at California State University, Northridge (DEC, 2010), and looking for Regarding recent college graduate (RCG) job position in the field of VLSI.
Aravind	=CONCATENATE("@Sudeepti @Prashant Computer Architecture, Assembly language, Programming (C,C++, Perl, Python etc.). good communication skills are a must. Candidates work in a highly collaborative environment and communicating well with team mates and management is key to the success of the organization.")
nazia.kouser	@Tavish-- Does intel have any voluteering work in engineering field?
surabhi.garg	I have interests in Computer Architecture
Chuong	@Pratik - my org owns post-si validation vs VLSI design...
Sudeepti.Balepur	@Aravind: Thanks for the information...
Prashant.Maloo	I am interested in VLSI/Comp arch domain... I am from USC & have applied for the requisition number on intel website
Tavish - College Relations Mgr	=CONCATENATE("@Nazia I do not believe we as a company accept "volunteer" engineers, however we do have a very strong volunteer presence in our communities once you join the company.")
surabhi.garg	@Chuong I working on the Floating point adder unit currently
Sudeepti.Balepur	@Intel Representatives: What is you usual work day like @ Intel?
Chuong	@Prashant - good and thanks
nazia.kouser	@Choung-- Can I still apply for the RCG if I am not eligible bu have skills for the job.Please suggest
nazia.kouser	@Tavish-- Thanks
Tavish - College Relations Mgr	@Nazia You're welcome -- keep those questions coming! (Direct them to @Choung!)
Todds	@ Sudeepti.Balepur: From a staffing perspective. We assist managers with finding the best qualified candidates, It is a fast ever changing environment.
Tavish - College Relations Mgr	=CONCATENATE("@Sudeepti I would say there is no such thing as a "typical" day. Depending on the team and group, you will likely have a staff meeting, project meeting, or other 1:1 meetings throughout the week. But work in general at Intel is very self-driven")
nazia.kouser	@Tavish-- How much does an employee referral effect in getting the resume noticed?
Chuong	@Nazia - assume by not eligible you mean you're outside of the 18mos window? if so, then you shouldn't apply. will save any mis-communication going fwd, i.e. someone may see your resume but not notice you're outside of the window.
nazia.kouser	@Choung-- So what kind of jobs should i apply at intel then.Its getting harder becoz of the gap even though I have the skills.Please advice

**Intel Virtual Chat  
Chat Transcript 19/OCT/2011  
Meet Aravind - Full Chip Integration Manager**

Tavish - College Relations Mgr	=CONCATENATE("@Nazia Candidates who have been referred through or formal process are not necessarily given a stronger weight than other applicants. It is always in your best interest, of course, to have personal networking contacts within the company as they may be able to assist in increasing your visibility otherwise.")
Prashant.Maloo	How does it proceed next from here? Are you also looking for people interested in Co-op's/Internships
Todds	@Nazia: Please apply to only the positions you are qualified for.
nazia.kouser	@Tavish-- Thanks.A
Tavish - College Relations Mgr	@Nazia you're welcome!
vinod.reddy	Hi @Aravind, I am RCG student specialization in Digital & Mixed signal design with experience as a Unix admin and FPGA Design engineer.I am good at c, perl,C++,verilog & Computer architecture. Does my skillset match for position u looking for.
nazia.kouser	@Todds-- Thanks but most of the jobs requires intern eligibility or experience.Please suggest
Todds	@Nazia,
nazia.kouser	@Todds-- I am been seen as a negative candidate becoz of the gap.So kindly advice
Aravind	@Vinod. Your skillset is a good match for validation. I would say add assembly language to it if you haven't already
vinit.apte	@Chuong since intel uses internal tools do you train new grads on those tools
Todds	Many times your school project experience counts as work experience. I don't see you as being negative, but looking out for your future. Many people in this current economic environment has a gap, so I don't see that happening
Todds	@Nazia: Many times your school project experience counts as work experience. I don't see you as being negative, but looking out for your future. Many people in this current economic environment has a gap, so I don't see that happening
Chuong	@vinit - of course; school/coursework gives you the fundamentals; on the job experience/ramp def happens
vinit.apte	thanks
nazia.kouser	@Todds-- Thanks.Can you tell me if your teams hires validation engineers with less experience like me
vinit.apte	@chuong how many phone screens does your team do??
nazia.kouser	@Todds-- Do you think should still apply for RCG's as I have been advised by other managers today.

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Pinto.Akkara	=CONCATENATE("@Aravind- I am a masters student in Comp.Engg - Specialized in VLSI/Embedded Systems.I am very comfortable with C/C++/VHDL&Verilog/VHDL/Architecture. I have got professional experience of 3 years in embedded software development. Could you please tell me what is the skill set you are looking for. Thanks a lot.")
Chuong	@vinit - as many as needed given the current situation
Chuong	@vinit - situation as in the current openings we may need to fill
Todds	@Nazia: I work for TMG and am not hiring for the validation. I am here to provide information, not specific to your exact question
nazia.kouser	@Todds-- Thanks
Aravind	@Pinto .. Your background in studies as well as the 3 years of professional experience in embedded is a great fit for Intel and validation.
atul.balani	@chuong:C/C++/verilog/vhdl/pearl/system verilog....does knowledge knowledge of these languages enough....since i dont have any work exp...
Saurabh.Naik	=CONCATENATE("I have strong coursework in Mixed Signal Design including ADC's, PLL's, opamps in addition to being employed as an Analog VLSI circuit Design Intern...I am very much interested in pre-si validation in the Mixed-Signal Validation discipline...Do you think my profile is a good fit?")
vinod.reddy	Thanks for reply @Aravind I will update my skillset with Assembly language.I appreciate your patience of replying every message
Chuong	=CONCATENATE("@Atul - first off... there is no "a" in PERL! :) (joking!!!!!!!!!!); for RCG and Intern openings, we know work exp will be limited")
Pinto.Akkara	@Aravind- Happy to know that. I have applied to the position mentioned in the event details. Do I have to do anything more from my side.
atul.balani	@chuong: ya by mistake i wrote....
Chuong	@Atul - no worries, was just keeping things light and trying to not be so serious
Aravind	@Pinto. You should be good from your side but keep monitoring Intel job openings
Tavish - College Relations Mgr	@All We have fewer than 5 minutes to go, any last minute questions?
Geunho.Cho	May I ask about 3D transistor?
Geunho.Cho	Your company already develop every software tools and manufacturaing systems for 3D transistor now?
Pinto.Akkara	@Aravind- Sure.Thanking you once again.
Saurabh.Naik	=CONCATENATE("I have strong coursework in Mixed Signal Design including ADC's, PLL's, opamps in addition to being employed as an Analog VLSI circuit Design Intern...I am very much interested in pre-si validation in the Mixed-Signal Validation discipline...Do you think my profile is a good fit?")
Aravind	@Geunho You should be able to read a lot about 3D transistor on external sites

**Intel Virtual Chat**  
**Chat Transcript 19/OCT/2011**  
**Meet Aravind - Full Chip Integration Manager**

Aravind	@Pinto. You are welcome
Geunho.Cho	I did, but I just it it is possible I want to know about more recent information from Intel Staff....
atul.balani	@chuong:can i ask how much is the chance of me getting intern.... does verification using casacade prob lab