



# ***Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor-M and Intel<sup>®</sup> 845E Chipset Platform Design Guide***

**Addendum for Embedded Applications**

---

*April 2003*



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® Pentium® 4 Processor-M and Intel® 845E Chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document and the software described in it are furnished under license and may only be used or copied in accordance with the terms of the license. The information in this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document. Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

AlertVIEW, i960, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, Commerce Cart, CT Connect, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, GatherRound, i386, i486, iCat, iCOMP, Insight960, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel ChatPad, Intel Create&Share, Intel Dot.Station, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetStructure, Intel Play, Intel Play logo, Intel Pocket Concert, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel WebOutfitter, Intel Xeon, Intel XScale, Itanium, JobAnalyst, LANDesk, LanRover, MCS, MMX, MMX logo, NetPort, NetportExpress, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, ProShare, RemoteExpress, Screamlane, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside, The Journey Inside, This Way In, TokenExpress, Trillium, Vivonic, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Copyright © Intel Corporation, 2003

\*Other names and brands may be claimed as the property of others.

# Contents

---

- 1.0 Introduction**..... 5
  - 1.1 Content Overview ..... 5
  - 1.2 Related Documents ..... 6
  - 1.3 Conventions and Terminology ..... 6
- 2.0 Intel® Pentium® 4 Processor-M for Applied Computing Transition Guidelines** ..... 7
  - 2.1 Background..... 7
  - 2.2 Enabling the Mobile Processor Transition ..... 8
  - 2.3 Frequency Transition Sequence ..... 9
  - 2.4 External Logic ..... 11
  - 2.5 BIOS Enabling ..... 14
    - 2.5.1 Initiating the Transition Sequence in BIOS ..... 14
    - 2.5.2 Microcode Updates in BIOS ..... 15
- 3.0 Voltage Regulator Design Guidelines** ..... 16
  - 3.1 Scalable Platform Voltage Regulator Modules ..... 16
  - 3.2 Scalable Platform Voltage Regulator Down..... 16
- A High Frequency Transition Sample Schematic** ..... 17
- B Scalable Platform VRD Schematic**..... 19
- C Reference Design Schematics** ..... 23

## Figures

- 1 Mobile Processor Transition Block Diagram..... 8
- 2 Transition Sequence Timing Diagram ..... 9
- 3 External Logic State Diagram ..... 11
- 4 External Logic Timing Diagram..... 11
- 5 External Logic Diagram ..... 12
- 6 Required BIOS Modifications..... 14

## Tables

- 1 Related Documentation ..... 6
- 2 Conventions and Terminology ..... 6
- 3 Frequency Transition Signal Overview ..... 8
- 4 Timing Details ..... 10
- 5 VRM Vendors ..... 16

## Revision History

Date	Revision	Description
April 2003	002	Add Scalable VRD Schematic.
June 2002	001	Initial release of this document.

## 1.0 Introduction

This document is an addendum to the *Intel® Pentium® 4 Processor in 478-Pin Package and 845E Chipset Platform for DDR Design Guide*. It is targeted for:

- Customers designing with the Intel® Pentium® 4 Processor-M for Applied Computing and Intel® 845E Chipset, and for
- Customers designing a scalable Intel 845E chipset platform, compatible with both the Intel Pentium 4 Processor for Applied Computing and the Intel Pentium 4 Processor-M for Applied Computing.

Designers should refer to the *Intel® Pentium® 4 Processor in 478-Pin Package and Intel® 845E Chipset Platform Design Guide* for the majority of their design. However, for any information pertinent to designing a scalable platform, or for combining the Intel Pentium 4 Processor-M with the Intel 845E chipset, designers should refer to this document. Design issues such as thermal considerations should be addressed using specific design guides or application notes for the processors or chipset, some of which are listed in [Section 1.2, “Related Documents”](#).

These design guidelines have been developed to ensure maximum flexibility for board designers while reducing the risk of board related issues. The design information provided in this document falls into one of the two categories:

- *Design Recommendations* are items based on Intel’s simulations and lab experience to date and are strongly recommended, if not necessary, to meet timing and signal quality specifications.
- *Design Considerations* are suggestions for platform design that provide one way to meet the design recommendations. They are based on the reference platforms designed by Intel. They should be used as examples, but may not be applicable to particular designs.

**Note:** The guidelines recommended in this document are based on experience and preliminary simulation work performed at Intel while developing the Intel Pentium 4 processor, Pentium 4 Processor-M and 845E chipset based systems. This work is ongoing, and the recommendations and considerations are subject to change.

## 1.1 Content Overview

[Section 2.0, “Intel® Pentium® 4 Processor-M for Applied Computing Transition Guidelines”](#) contains design guidelines and BIOS guidelines for transitioning the Intel Pentium 4 Processor-M to maximum performance mode at reset.

[Section 3.0, “Voltage Regulator Design Guidelines”](#) contains design guidelines for designing in two separate voltage regulator modules (VRMs) or a single voltage regular-down (VRD) in a scalable platform.

[Appendix A, “High Frequency Transition Sample Schematic”](#) and [Appendix C, “Reference Design Schematics”](#) are references for board designers. While the schematics may cover a specific design, the core schematics will remain the same for most platforms. The schematic set provides a reference schematic for each platform component as well as common motherboard options. The schematics also include the mobile processor transition and voltage regulator design considerations contained herein. Additional flexibility is possible through other permutations of these options and components.

## 1.2 Related Documents

Reference the following documents for more information. All Intel issued documentation revision numbers are subject to change, and the latest revision should be used. Contact your Intel field representative for information on how to obtain Intel issued documentation.

**Table 1. Related Documentation**

Related Documents	Order Number
<i>Intel® Pentium® 4 Processor in 478-Pin Package and 845E Chipset Platform for DDR Design Guide</i>	298652
<i>Mobile Intel® Pentium® 4 Processor - M Datasheet</i>	250686
<i>Intel® Pentium® 4 Processor with 512-KB L2 Cache on 0.13 <math>\mu</math> Process at 2 GHz, 2.20 GHz, 2.26 GHz, 2.40 GHz, and 2.53 GHz Datasheet</i>	298643
<i>Intel® 845E Chipset: Intel® 82845 Memory Controller Hub (MCH) for DDR Datasheet</i>	290742
<i>Intel® 82801DB I/O Controller Hub 4 (ICH4) Datasheet</i>	290744
<i>Mobile Intel® Pentium® 4 Processor-M Thermal Design Guide for Embedded Applications</i>	273729
<i>Intel® Pentium® 4 Processor for Embedded Applications Thermal Design Guide</i>	273704
<i>VRM 9.0 DC-DC Converter Design Guidelines</i>	249205
<i>Intel® Pentium® 4 Processor VR-Down Design Guidelines</i>	249891

Please refer to the *Intel® Pentium® 4 Processor in 478-Pin Package and 845E Chipset Platform for DDR Design Guide* for the most complete, up-to-date list of related documentation.

## 1.3 Conventions and Terminology

This section defines conventions and terminology that are used throughout this document.

**Table 2. Conventions and Terminology**

Convention/Terminology	Definition
Intel® Pentium® 4 Processor-M for Applied Computing; mobile processor	This part is identical to the Mobile Intel® Pentium® 4 Processor-M.
Intel® Pentium® 4 Processor for Applied Computing; desktop processor, or processor	This part is identical to the Intel® Pentium® 4 Processor.
Chipset	Intel® 845E Chipset
Scalable	As in “scalable platform”, “scalable board”, etc. Used to describe a system that is designed to accommodate either the Intel Pentium 4 processor or the Intel Pentium 4 Processor-M.
MPM	Maximum Performance Mode (enhanced Intel® SpeedStep® technology mode)
BOM	Battery Optimized Mode (enhanced Intel SpeedStep technology mode)
VID	Voltage Identification
VRD	Voltage Regulator-Down
VRM	Voltage Regulator Module



## 2.0 Intel® Pentium® 4 Processor-M for Applied Computing Transition Guidelines

This section contains design guidelines for transitioning the Intel® Pentium® 4 Processor-M for Applied Computing to maximum performance mode at reset.

### 2.1 Background

The Mobile Intel Pentium 4 Processor-M features enhanced Intel SpeedStep® technology, which allows the processor to switch between two core frequencies. The mobile processor operates in two modes, the high frequency Maximum Performance Mode (MPM) or the low frequency Battery Optimized Mode (BOM). By default, the mobile processor will boot to the lower frequency. Certain mobile chipsets, such as the mobile Intel® 845MZ or 845MP chipset, can control the transition between the two modes; however, the Intel® 845E chipset is not capable of controlling the transition. Therefore, when designing a system based on the Intel 845E chipset, additional logic is required to transition the mobile processor from BOM to MPM.

The design guidelines in this section should be used for Intel Pentium 4 Processor-M / Intel 845E chipset based platforms, as well as for scalable platforms. The BIOS guidelines provided in [Section 2.5, “BIOS Enabling”](#) specify provisions for detecting the presence of either a desktop processor or mobile processor, and only initiating transition sequence when a mobile processor is present.

**Note:** The Embedded Intel Architecture Group, which supports the combination of the Intel Pentium 4 Processor-M for Applied Computing and Intel 845E Chipset, does not provide full support for enhanced Intel SpeedStep technology. The only supported aspect of this feature is the transition from battery optimized mode to maximum performance mode at reset. Designers are encouraged to follow the guidelines in this document to ensure proper product support.

## 2.2 Enabling the Mobile Processor Transition

Figure 1 depicts a block diagram for enabling the transition of the mobile processor from BOM to MPM. The additional logic, external to the processor and chipset, required to accomplish this transition is depicted as the shaded block labeled External Logic.

Figure 1. Mobile Processor Transition Block Diagram




Table 3 explains the various signals involved with the mobile processor transition. Additional details on these signals and the transition sequence follow in later sections.

Table 3. Frequency Transition Signal Overview (Sheet 1 of 2)

Signal	Component(s)/Pin(s)	Definition/Usage
GHI#	CPU (pin A6)	At the transition, GHI# is sampled to determine the mode of the processor. GHI# high = Battery Optimized Mode; GHI# low = Maximum Performance Mode. GHI# must be tied low to correctly transition to MPM. (On the desktop processor, pin A6 is called TESTHI11.)
STPCLK#	CPU (pin Y4) ICH4 (ball V23)	After the BIOS initiates the process, the ICH4 asserts this signal. As a result, the CPU enters Stop Grant state.
SLP# / CPUSLP#	CPU (SLP#, pin AB26) ICH4 (CPUSLP#, ball U21) External logic input	After the CPU is in Stop Grant state, the ICH4 asserts SLP#. As a result, the CPU enters Sleep state. The external logic intercepts this signal as a trigger to continue the transition sequence.
DPSP#	CPU (AD25) External logic output	After the CPU is in Sleep state, the external logic asserts DPSP#. As a result, the CPU enters Deep Sleep state. After a specified length of time, the external logic de-asserts DPSP# and the CPU re-enters Sleep state. (On the desktop processor, pin AD25 is called TESTHI12.)




**Table 3. Frequency Transition Signal Overview (Sheet 2 of 2)**

Signal	Component(s)/Pin(s)	Definition/Usage
RI#	ICH4 (ball Y1) External logic output	The external logic asserts RI# (ring indicator) to wake the ICH4. From that point, the ICH4 controls the return of the system to Normal state.
SUSCLK	ICH4 (ball AA4) External logic input	This is the 32.7 KHz clock used to synchronize the external logic.
BCLK	CPU (pins AF22, AF23) Clock generator	The differential BCLK (bus clock) determines the system bus frequency.

## 2.3 Frequency Transition Sequence

Figure 2 depicts the timing diagram for the mobile processor frequency transition sequence from BOM to MPM.

**Figure 2. Transition Sequence Timing Diagram**



The steps in the mobile processor frequency transition sequence are as follows:

- From Normal to Stop Grant** (in-sync with BCLK) – The BIOS enables S1 sleep state. The ICH4 asserts STPCLK#, which causes the processor to initiate a special bus cycle, Stop Grant Acknowledge. 20 BCLKs after the response phase of Stop Grant Acknowledge, the processor enters Stop Grant state.
- From Stop Grant to Sleep** (in-sync with BCLK) – The ICH4 asserts SLP#, which places the processor in Sleep state. SLP# is also an input to the external transition logic, and the assertion

of SLP# triggers the transition logic to begin its execution. Note that the external logic is synchronized with SUSCLK.

3. **From Sleep to Deep Sleep and back to Sleep** (in-sync with SUSCLK) – The external logic asserts DPSP# after T2. After T3, the external logic deasserts DPSP#. The system enters Sleep state after T4. Because GHI# is tied low, the mobile processor will transition to MPM and the high frequency.
4. **From Sleep to Stop Grant** (in-sync with SUSCLK, BCLK) – The external logic asserts RI# (ring indicator) to the ICH4, which will take over from here for the wake portion of the sequence. The external logic deasserts RI# in the next SUSCLK cycle. The ICH4 deasserts SLP#, and after T5, the system enters Stop Grant state.
5. **From Stop Grant to Normal** (in-sync with BCLK) – The ICH4 deasserts STPCLK#, and the system enters Normal state.

Table 4 provides timing details for the timings noted in Figure 2.

**Table 4. Timing Details**

T#	Description	Min	Max	Unit
T1	Input signals stable to SLP# assertion requirement	10		BCLKs
T2	SLP# to DPSP# assertion	10		BCLKs
T3	DPSP# hold time	1		BCLKs
T4	Deep Sleep PLL lock latency, time required to enter Sleep state after DPSP# has been deasserted. External logic can assert RI# anytime after this.	0	30	us
T5	Input signal hold time from SLP# deassertion, time required to enter Stop Grant state after SLP has been deasserted	10		BCLKs
T6	STPCLK# hold time from SLP# deassertion	10		BCLKs

**Note:** To avoid compromising signal integrity, the DPSP# input to the CPU must not sink more than 4mA. In the schematic in Appendix A, “High Frequency Transition Sample Schematic”, the values of resistors R4 and R6 must be selected to properly translate the voltage of this signal, while meeting this sink requirement.

## 2.4 External Logic

System designers must select hardware to fulfill the requirements of the external logic, as stated above. The external logic must accommodate three inputs (SLP#, RESET, SUSCLK) and two outputs (DPSLP#, RI#). Designers may select a PLD, FPGA, or other logic device of their choice and use the state diagram in Figure 3, the simulation timing diagram in Figure 4, and logic diagram and equations shown in Figure 5.

Figure 3. External Logic State Diagram




Figure 4. External Logic Timing Diagram





Figure 5. External Logic Diagram



In addition, designers may utilize the following VHDL code to program their external logic device:

```
library ieee;
use ieee.std_logic_1164.all;
entity speed_transition is port(
  clk, rst:  in std_logic;
  cpuslp:   in std_logic;

  dslp:     out std_logic;
  ri:      out std_logic
);
end speed_transition;

architecture speed of speed_transition is

signal state: std_logic_vector(2 downto 0);
-- State assignment is such that the logic is reduced
constant state1: std_logic_vector(2 downto 0) := "000";
constant state2: std_logic_vector(2 downto 0) := "001";
constant state3: std_logic_vector(2 downto 0) := "011";
constant state4: std_logic_vector(2 downto 0) := "111";
constant state5: std_logic_vector(2 downto 0) := "110";
constant state6: std_logic_vector(2 downto 0) := "100";
constant state7: std_logic_vector(2 downto 0) := "010";
constant state8: std_logic_vector(2 downto 0) := "101";
```



```
begin
-- If reset is low the state machine will be stable and in state1
process (clk, rst)
begin
  if rst='0' then
    state <= state1;
  elsif (clk'event and clk='1') then
    case state is
      when state1 =>
        if cpuslp = '0' then
          state <= state2;
        end if;
        dslp <= '1';
        ri <= '1';

      when state2 =>
        state <= state3;

      when state3 =>
        state <= state4;
        dslp <= '0';

      when state4 =>
        state <= state5;
        dslp <= '1';

      when state5 =>
        state <= state6;
        ri <= '0';

      when state6 =>
        if cpuslp = '1' then
          state <= state1;
        else
          state <= state6;
        end if;

      when others =>
        state <= state1;
    end case;
  end if;
end process;


end speed;
```

## 2.5 BIOS Enabling

### 2.5.1 Initiating the Transition Sequence in BIOS

BIOS designers must follow the design guidelines referenced in the *Intel® Pentium® 4 Processor in 478-Pin Package and 845E Chipset Platform for DDR Design Guide*. However, additional BIOS modifications are required to initiate the transition sequence. Figure 6 depicts a flow chart of the required BIOS modifications.

Figure 6. Required BIOS Modifications



The “Intel® SpeedStep® Support?” step above controls whether or not the transition sequence actually takes place. If a desktop processor is present in the socket (as in the case of a scalable platform), the BIOS first checks the processor for enhanced Intel SpeedStep technology support. If enabled (as in a mobile processor), the transition sequence continues; if disabled (as in a desktop processor), the transition sequence does not execute.



The BIOS must run the equivalent of the following psuedo-code during POST, immediately following the initialization of the ICH4:

```
// Initiate an Intel(R) SpeedStep(R) technology sequence.
// This sequence is used to trigger the external logic on board.
// The external logic is triggered by CPUSLP# assertion.
// The external logic asserts the Wake event (Ring Indicator) to wake system.

IF ( SpeedStep-Supported )
{
    Ring Indicator Status, GPE0_STS[8] = Clear
    Ring Indicator Event, GPE0_EN[8] = Enable
    Mask Interrupts
    CPUSLP# signal assert in S1 Sleep, GEN_PMCON_1 [5] = Enable
    Sleep Type, PM1_CNT [12:10] = Desktop S1 State (001h)
    Sleep, PM1_CNT [13] = Enable
}
```

To obtain details on the register utilized to check whether Intel SpeedStep technology is supported, please contact your Intel field representative.

**Note:** The system must not contain an external bus master that could possibly interrupt the above sequence. If so, the BIOS must disable that external bus master.

## 2.5.2 Microcode Updates in BIOS

The Intel® Pentium® 4 processor and Intel® Pentium® 4 Processor-M contain different microcode. If the BIOS contains code to update the processor microcode, the BIOS must be modified to first detect which processor is present in the socket, and then load the appropriate microcode.

## 3.0 Voltage Regulator Design Guidelines

Because scalable platforms do not require advanced power management support, the primary differences between mobile and desktop requirements are the loadline specification and VID table translation. As such, for a scalable platform, Intel recommends one of the two following voltage regulator solutions:

- Design the board to accommodate two voltage regulator modules (VRMs), or
- Design the board with a scalable voltage regulator-down (VRD) on the board.

### 3.1 Scalable Platform Voltage Regulator Modules

For this solution, one connector should be designed onto the board to support either a desktop or mobile VRM. Refer to the *VRM 9.0 DC-DC Converter Design Guidelines* for specifications and design guidelines for the VRM connector. Intel has enabled third party vendors to manufacture the two VRMs. The vendors are listed in [Table 5](#).

**Table 5. VRM Vendors**

Mobile VRM Vendor	Desktop VRM Vendor
Powercube, A Natel Company 9340 Owensmouth Ave Chatsworth, California 91311 USA Contact: Mr. Shree Ramadas Tel: (818) 734-6500 Toll-free: (800) 866-3590 FAX: (818) 734-6540 Toll-free FAX: (800) 866-3589 Email: shree@powercube.com www.powercube.com  Powercube Part Number: VRMP-91-12-40  Sales representatives are located in Japan, China, India, Taiwan, Korea, UK, France, Germany, Norway, Sweden, Finland, Denmark, Austria, Italy, and Israel.	Celestica 4607 S.E. International Way Milwaukie, Oregon 97222 USA Tel: 971-206-2800 FAX: 503-786-5011 Email: power@celestica.com www.celestica.com  Celestica Part Number: 073-20816-01  Sales representatives are located in North America, Japan, Taiwan, and Malaysia.

**NOTE:** These vendors are listed by Intel Corporation as a convenience to Intel's general customer base. Intel does not make any representations or warranties whatsoever regarding quality, reliability, functionality, or compatibility of these devices. This list and/or these devices may be subject to change without notice.

**Caution:** The proper VRM must be plugged into the connector before powering on the board. If the processor and VRM do not match, the VRM will deliver an incorrect voltage level, which may cause damage to the board and components.

### 3.2 Scalable Platform Voltage Regulator Down

A reference design for a VRD for a scalable platform is included in [Appendix B, "Scalable Platform VRD Schematic"](#).






## **Appendix A High Frequency Transition Sample Schematic**

This appendix includes a schematic diagram for one example implementation of the Intel® Pentium® 4 Processor-M transition requirements.

### FOR LM393

### PLD DECOUPLING

### Spare Parts



Rise Time ~ 20 ns  
 Max Current = 4mA  
 (1.5V Signal)  
 To CPU pin AD25.

ICH4\_RL\_PU  
 It has a pull-up resistor  
 to +3.3V\_STBY  
 (3.3V Signal)

Note:  
 THIS DRAWING CONTAINS  
 INFORMATION WHICH HAS  
 NOT BEEN VALIDATED FOR  
 MANUFACTURING AS AN END  
 USER PRODUCT. INTEL IS  
 NOT RESPONSIBLE FOR THE  
 MISUSE OF THIS  
 INFORMATION.

Title		Higher Frequency Transition for Mobile Processor	
Size	A	Document Number	<Doc>
Rev	A	Date:	
Sheet		1	of 1



## **Appendix B Scalable Platform VRD Schematic**

This appendix includes a reference schematic for a voltage regulator-down (VRD), compatible with both the Intel® Pentium® 4 processor and the Intel® Pentium® 4 Processor-M.

# APPENDIX B


VIN is the 12V input from ATX power supply before input inductor. It is the preferred way to power drivers.  
 Driver Vcc and PVCC can also be connected to 12V after input inductor if it's difficult to connect them to VIN in the layout.

12V is the filtered input voltage for power stage.

VID voltage for Intel (R) Pentium(R) 4 Processor and Intel Pentium 4 Processor-M:  
 1). Even though the VID voltages for both Desktop and Mobile operation mode can be the same, the VID codes and the load lines are different.  
 2). To ensure that the same circuit can be used for both processors, a processor identification circuit and a VID code convention logic is needed.


This regulator only uses the desktop VID map to set output voltage. Therefore, when using the mobile processor, glue logic will be needed to map the mobile VIDs to the desktop VIDs.

Optional type-3 compensation components, not needed for most cases



Load-line switching circuit: When Desktop\_operation control signal is High, the VR will operate to the load line.  
 The equivalent resistor of R\_mobile in parallel with R\_desktop determines Desktop operation mode load line.

VR enable circuit is for reference only. Please refer to reference design schematics.



V\_CORE

Mosfet selection:  
 1). Use Dual-FETs for each switch for better efficiency and thermal performance in a no-fan environment.  
 2). Use Dpak FETs IRLR3714 for upper switch Q11,Q12,Q21,Q22,Q31,Q32  
 3). Use Dpak FETs IRRFR3711 for lower switch Q13,Q14,Q23,Q24,Q33,Q34

Current sensing and Droop setting:  
 1). Select current sensing resistor R11, R12, R13 based on desktop 70A output current, 5.2mohm Rds,on @ 25C and 65C temperature rise.  
 2). In mobile operation mode, the selection of droop resistor R\_mobile is based on 80mV voltage drop at 40A Maximum load.  
 3). In desktop operation mode, the selection of parallel droop resistor R\_desktop is based on 105mV voltage drop at 70A output.


No-load voltage offset:  
 1). No-load offset is not needed for Mobile operation mode.  
 2). No-load offset for desktop operation mode is -25mV. This offset is done by connection FB pin of HVP6301V to 5V through a 324kohm resistor.

Application Notes:  
 The parameters are for initial test purposes only. Refining the values of compensation network components and droop resistors are needed in order to ensure the actual board meets the spec.


## PWM Control and Power Stage

Title	Pwm Control and Power Stage		
Doc Number	Intel(R) Pentium(R) 4 Processor and Intel Pentium 4 Processor-M Scalable V0D		
Rev	1.5	of	2
Date	Monday, April 21, 2003	Sheet	1


THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.




40 each 10uF X7R 1206 caps




9 each 560uF OSCON caps



Notes for output capacitor selection:  
 1). In Mobile operation mode, it may be necessary to reduce the number of output caps to reduce cost. However, it is important to have the space for 9 output bulk caps so that the same board can be used for both Mobile and Desktop applications.  
 2). The number of ceramic caps can also be reduced based on actual test results. It is preferred to use small 805 package 10uF caps if available.



Desktop/Mobile Selection jumper



J3  
OFF = Desktop Operation  
ON = Mobile Operation

OUTPUT CAPACITORS and INPUT FILTER

Title	OUTPUT CAPACITORS and INPUT FILTER		
Doc Number	Intel(R) Pentium(R) 4 Processor and Intel Pentium 4 Processor-M Scalable VFD		
Size	B	2	of 2
Date:	Monday, April 21, 2003	Sheet	1
Rev	1.5		



**This page intentionally left blank.**



## **Appendix C Reference Design Schematics**

This appendix includes a complete set of board schematics for a scalable Intel® 845E chipset platform, which supports both the Intel® Pentium® 4 processor and Intel® Pentium® 4 Processor-M.

# Intel (R) 845E Interactive Client Reference Design

Revision X2

Last Change : 2002-09-26

APPENDIX C

#	Schematic Page
1	COVER SHEET
2	BLOCK DIAGRAM
3	BLOCK-POWER
4	MECH-ROUTE
5	NOTES
6	CFU-P4 BUS
7	CFU-P4 POWER
8	CPU-IITP
9	MCH-SYSBUS & CLOCK
10	MCH-AGP & DDR
11	MCH-POWER
12	CLK-ICS950201
13	DDR-DIMM 0
14	DDR-DIMM 1
15	ICH4-SYSBUS & PCI
16	ICH4-LPC & IDE & USB
17	ICH4-POWER
18	GLUE LOGIC
19	SI00-LPC47M107
20	SI01-LPC47N227
21	CONN-COM1/COM2/LPT
22	CONN-COM3/COM4/KBC
23	AC97-AD1885
24	LAN-10/100/1000 BUS
25	LAN-10/100/1000 CONN
26	VGA-COUGAR-01
27	VGA-COUGAR-02
28	VGA-COUGAR-03
29	CONN-PCI
30	CONN-01 IDE-FLOPPY
31	USB0-USB1-LANO
32	USB2-USB5
33	SYSTEM CONTROL
34	DDR-POWER
35	POWER

Prefix	Netobject
A_	CRITICAL ANALOG TRACES
AC_	AC97 SIGNAL
APIC_	APIC SIGNAL
AUD_	ANALOG AUDIO SIGNAL
CK_	CLOCK SIGNAL
EFP_	SERIAL EEPROM LANn
EN_	ENABLE FOR POWER SOURCES
F_	FLOPPY DISK SIGNAL
FWH_	FIRMWARE HUB SIGNAL
G_	AGP BUS SIGNAL
GND_	GND SIGNAL DERIVED
GND	GND POWER
H_	P4 HOSTBUS SIGNAL
I2C_	I2C BUS SIGNAL
IDE_	IDE SIGNAL
INT_	INTERRUPT SIGNAL
KB_	KEYBOARD SIGNAL
L_	LPC BUS SIGNAL
LANn_	LAN CONTROLLER n SIGNAL
LP_	LPT1284 SIGNAL
M_	MEMORY BUS SIGNAL
MIDI_	MIDI SIGNAL
MS_	MOUSE SIGNAL
P_	PCI BUS SIGNAL
SPA_	SERIAL PORT n SIGNAL
USB_	USB PORT SIGNAL
V_	POWER
ZV_	ZV VIDRO PORT SIGNAL

	Changes from X1 to X2
1	All BAT54A (0-0031-1261) changed to BAT54 (0-0031-1104) due to wrong polarity
2	R712 changed from 10k to 15k to adjust voltage
3	PU R756 and R757 added @ U38.15 (PG_VDDR) and U38.16 (PG_VIV5)
4	Net on pins U3.54 and U3.55 separated (BSBL[0..1]) due to naming error
5	PU R758 added at CN34.7 (SYS_RESET#)
6	PU R759 added at U39.4 (VIDPWGRD)
7	C717 changed from 4u7 to 1u
8	R607 not populated
9	R571 and R572 not populated (FWH Test Pins)
10	R585 and R586 not populated (for LVDS 18 Bit)
11	R760 and C741 added to U7.50 to generate a V_3V3SB input delay for resume reset
12	R501 and R494 not populated due to PCI config of LAN 82540
13	U36 FWH symbol changed due to wrong pinout (Pin 23, 24 and 25)
14	R496 changed to 4k7 and set to GND (PD M66EN)
15	R525 and R499 is now populated
16	R530 not populated due to wrong V_2V5LAN voltage
17	U20.H4 is now 33R Pullup to V_3V3LAN
18	AC97 Fixup (AC_SDI0 -> Changed to AC_SDI02 on ICH4)
19	Swap ICH4 Pin N20 and P21 (H_HISTB+ / H_HISTB-) due to wrong info in yellow cover
20	LAN 82540 Fixup (R519 populated with 0R, R517 changed to 2K49 and R513 changed to 330R)
21	R615 changed to 4K32 due to Cougar Bug
22	HW Rev changed to 2 at Glue Logic
23	R373 is now populated with 10M
24	CN12.4 must be isolated cause of shortcut of AUD_MIC_BIAS to GND
25	PU R761-R765 added to VID[0:4]
26	PU R766 added to U23.15, PD R767 added to U23.14 (Panellink strapping options)
27	HD-LED-power connected to V_5V0 instead of V_5V0SB
28	PD R773-R776 added to serial port shut down pins
29	PU R768 added to PS_ON
30	PU R769 added to U3.28 (PGOOD0408#)
31	PD R770, R771, R772 added to power enables (default off, if CPLD not configured)
32	PD R773-R776 added to serial port shut down pins
33	Split SMI# and PME# signals of SIO0 and SIO1 on ICH4-GPIOs
34	Removed R383, R384, R385
35	Added D25 to avoid crossvoltages from VGA Monitor
36	Added D26 to avoid crossvoltages LPT Port
37	Alternative population of L7 to L12 with resistors (0R)
38	PME# Signal of Cougar (PinB7) is set to V_3V3 via 0R
39	U29 (LP3965EMP) can be replaced by an OR_1206 to power 3V3 on Cougar
40	Possibility to PullDown Pin D6(MD24) on Cougar to enable SDRAM
41	CN41 (JUMPER 3x1) added to connect to MPCI Pins (TIP and RING)
42	V_5V0 input at V_DDR supply is now controlled by XILINK CPLD (Pin 25)
43	Delay of PWRGOOD# (LAN 82540EM Pin A9) to enable correct EEPROM detection

THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. Intel disclaims all liability for any damages, including any consequential or secondary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


\* Other names and brands may be claimed as the property of others.

**General Note:**  
 All parts marked 'XXX1' will not be assembled in V1.  
 All parts marked 'XXX2' will not be assembled in V2.


Title		Intel (R) 845E Interactive Client Reference Design
Doc#	Document Number	B444BW
Rev	Rev	2.00
Sheet	of	35



# Block Diagram



Intel(R) 845E Interactive Client Reference Design	
Title	BLOCK-DIAGRAM
Size	Document Number: B4144B-W
Rev	2.00
Date	11/05/04, April 21, 2003
Sheet	2 of 35
















Intel (R) 845E Interactive Client Reference Design	
Title	CPU-ITP
Size	Document Number B444B/W
Doc#	1.055501, 2002.01.2000
Rev	2.00

6.02.15.17.10.00.00.06.20.30.35 V\_3V3 V\_CORE  
 4.67.11.7.33.35 V\_CORE  
 4.7.10.35 GND










6.7,11,15,16,24,27 SPAREFN

47.5k 10.35 GND

100






M\_D0\_63] M\_D0\_63] 13,14

Intel (R) i2264E MCH

U2B

G\_AD0\_31] G\_AD0\_31] 13,14


















# DIMM 1





- 6.7.9.11.6.24.27 SPAREPN#
- 11.17.33.35 V\_1V8
- 6.8.12.14.17.19.20.22.26.29.33.35 V\_3V3
- 16.20.24.25.29.31.33.35 V\_3V3SB
- 16.17 V\_RTC
- 20.27.29.32.35 V\_12V0
- 4.7.5.10.14.16.35 GND



ICH4 Strapping Options	Signal	Function	Default
A	P_GNTAH	Top block swap	NO STUFF
B	RE_DOUT	Reserved mode	NO STUFF
C	AC_SDOUTX	Safe mode	OPEN

ICH4-LPC & IDE & USB	Signal	Function	Default
SPAREPN	61, 7, 9, 11, 15, 24, 27	SPAREPN	SPAREPN
V_3V3B	15, 17, 20, 24, 25, 29, 31, 33, 35	V_3V3B	V_3V3B
V_RTC	15, 17	V_RTC	V_RTC
V_RT0BMS	17	V_RT0BMS	V_RT0BMS
GND	4, 7, 8, 10, 15, 17, 35	GND	GND


Signal	Function	Default
SPAREPN	SPAREPN	SPAREPN
V_3V3B	V_3V3B	V_3V3B
V_RTC	V_RTC	V_RTC
V_RT0BMS	V_RT0BMS	V_RT0BMS
GND	GND	GND

Signal	Function	Default
CLK14	CLK14	CLK14
CLK15	CLK15	CLK15
CLK16	CLK16	CLK16
CLK17	CLK17	CLK17
CLK18	CLK18	CLK18
CLK19	CLK19	CLK19
CLK20	CLK20	CLK20
CLK21	CLK21	CLK21
CLK22	CLK22	CLK22
CLK23	CLK23	CLK23
CLK24	CLK24	CLK24
CLK25	CLK25	CLK25
CLK26	CLK26	CLK26
CLK27	CLK27	CLK27
CLK28	CLK28	CLK28
CLK29	CLK29	CLK29
CLK30	CLK30	CLK30
CLK31	CLK31	CLK31
CLK32	CLK32	CLK32
CLK33	CLK33	CLK33
CLK34	CLK34	CLK34
CLK35	CLK35	CLK35
CLK36	CLK36	CLK36
CLK37	CLK37	CLK37
CLK38	CLK38	CLK38
CLK39	CLK39	CLK39
CLK40	CLK40	CLK40
CLK41	CLK41	CLK41
CLK42	CLK42	CLK42
CLK43	CLK43	CLK43
CLK44	CLK44	CLK44
CLK45	CLK45	CLK45
CLK46	CLK46	CLK46
CLK47	CLK47	CLK47
CLK48	CLK48	CLK48
CLK49	CLK49	CLK49
CLK50	CLK50	CLK50
CLK51	CLK51	CLK51
CLK52	CLK52	CLK52
CLK53	CLK53	CLK53
CLK54	CLK54	CLK54
CLK55	CLK55	CLK55
CLK56	CLK56	CLK56
CLK57	CLK57	CLK57
CLK58	CLK58	CLK58
CLK59	CLK59	CLK59
CLK60	CLK60	CLK60
CLK61	CLK61	CLK61
CLK62	CLK62	CLK62
CLK63	CLK63	CLK63
CLK64	CLK64	CLK64
CLK65	CLK65	CLK65
CLK66	CLK66	CLK66
CLK67	CLK67	CLK67
CLK68	CLK68	CLK68
CLK69	CLK69	CLK69
CLK70	CLK70	CLK70
CLK71	CLK71	CLK71
CLK72	CLK72	CLK72
CLK73	CLK73	CLK73
CLK74	CLK74	CLK74
CLK75	CLK75	CLK75
CLK76	CLK76	CLK76
CLK77	CLK77	CLK77
CLK78	CLK78	CLK78
CLK79	CLK79	CLK79
CLK80	CLK80	CLK80
CLK81	CLK81	CLK81
CLK82	CLK82	CLK82
CLK83	CLK83	CLK83
CLK84	CLK84	CLK84
CLK85	CLK85	CLK85
CLK86	CLK86	CLK86
CLK87	CLK87	CLK87
CLK88	CLK88	CLK88
CLK89	CLK89	CLK89
CLK90	CLK90	CLK90
CLK91	CLK91	CLK91
CLK92	CLK92	CLK92
CLK93	CLK93	CLK93
CLK94	CLK94	CLK94
CLK95	CLK95	CLK95
CLK96	CLK96	CLK96
CLK97	CLK97	CLK97
CLK98	CLK98	CLK98
CLK99	CLK99	CLK99
CLK100	CLK100	CLK100


















Intel (R) 845E Interactive Client Reference Design

Title		CONN COM1/COM2/LPT
Size	Document Number	B414B/W
Rev	Sheet	21 of 35
Date	1/25/01, Rev 2.00	











Intel (R) 845E Interactive Client Reference Design	
Title	CONN COM3/COM4/KBC
Size	Document Number B414B-W
Rev	2.00
Date	1/25/2001, Rev 2.1, 2001



17,19,21,31,35 V\_AWSSB  
 4,7,8,10,21,23,35 GND  
 2,12,20,26,27,31,32 SHIELD

KBC & MOUSE



Title		Intel(R) 845E Interactive Client Reference Design
Doc#		AC97-AD1885
Rev	Doc#	B414BW
2.00	Rev	
Sheet	23	of 35






















Pin	Signal	Value
A1	VSS0	0
A2	VSS1	1
A3	VSS2	2
A4	VSS3	3
A5	VSS4	4
A6	VSS5	5
A7	VSS6	6
A8	VSS7	7
A9	VSS8	8
A10	VSS9	9
A11	VSS10	10
A12	VSS11	11
A13	VSS12	12
A14	VSS13	13
A15	VSS14	14
A16	VSS15	15
A17	VSS16	16
A18	VSS17	17
A19	VSS18	18
A20	VSS19	19
A21	VSS20	20
A22	VSS21	21
A23	VSS22	22
A24	VSS23	23
A25	VSS24	24
A26	VSS25	25
A27	VSS26	26
A28	VSS27	27
A29	VSS28	28
A30	VSS29	29
A31	VSS30	30
A32	VSS31	31
A33	VSS32	32
A34	VSS33	33
A35	VSS34	34
A36	VSS35	35
A37	VSS36	36
A38	VSS37	37
A39	VSS38	38
A40	VSS39	39
A41	VSS40	40
A42	VSS41	41
A43	VSS42	42
A44	VSS43	43
A45	VSS44	44
A46	VSS45	45
A47	VSS46	46
A48	VSS47	47
A49	VSS48	48
A50	VSS49	49
A51	VSS50	50
A52	VSS51	51
A53	VSS52	52
A54	VSS53	53
A55	VSS54	54
A56	VSS55	55
A57	VSS56	56
A58	VSS57	57
A59	VSS58	58
A60	VSS59	59
A61	VSS60	60
A62	VSS61	61
A63	VSS62	62
A64	VSS63	63
A65	VSS64	64
A66	VSS65	65
A67	VSS66	66
A68	VSS67	67
A69	VSS68	68
A70	VSS69	69
A71	VSS70	70
A72	VSS71	71
A73	VSS72	72
A74	VSS73	73
A75	VSS74	74
A76	VSS75	75
A77	VSS76	76
A78	VSS77	77
A79	VSS78	78
A80	VSS79	79
A81	VSS80	80
A82	VSS81	81
A83	VSS82	82
A84	VSS83	83
A85	VSS84	84
A86	VSS85	85
A87	VSS86	86
A88	VSS87	87
A89	VSS88	88
A90	VSS89	89
A91	VSS90	90
A92	VSS91	91
A93	VSS92	92
A94	VSS93	93
A95	VSS94	94
A96	VSS95	95
A97	VSS96	96
A98	VSS97	97
A99	VSS98	98
A100	VSS99	99
A101	VSS100	100
A102	VSS101	101
A103	VSS102	102
A104	VSS103	103
A105	VSS104	104
A106	VSS105	105
A107	VSS106	106
A108	VSS107	107
A109	VSS108	108
A110	VSS109	109
A111	VSS110	110
A112	VSS111	111
A113	VSS112	112
A114	VSS113	113
A115	VSS114	114
A116	VSS115	115
A117	VSS116	116
A118	VSS117	117
A119	VSS118	118
A120	VSS119	119
A121	VSS120	120
A122	VSS121	121
A123	VSS122	122
A124	VSS123	123
A125	VSS124	124
A126	VSS125	125
A127	VSS126	126
A128	VSS127	127
A129	VSS128	128
A130	VSS129	129
A131	VSS130	130
A132	VSS131	131
A133	VSS132	132
A134	VSS133	133
A135	VSS134	134
A136	VSS135	135
A137	VSS136	136
A138	VSS137	137
A139	VSS138	138
A140	VSS139	139
A141	VSS140	140
A142	VSS141	141
A143	VSS142	142
A144	VSS143	143
A145	VSS144	144
A146	VSS145	145
A147	VSS146	146
A148	VSS147	147
A149	VSS148	148
A150	VSS149	149
A151	VSS150	150
A152	VSS151	151
A153	VSS152	152
A154	VSS153	153
A155	VSS154	154
A156	VSS155	155
A157	VSS156	156
A158	VSS157	157
A159	VSS158	158
A160	VSS159	159
A161	VSS160	160
A162	VSS161	161
A163	VSS162	162
A164	VSS163	163
A165	VSS164	164
A166	VSS165	165
A167	VSS166	166
A168	VSS167	167
A169	VSS168	168
A170	VSS169	169
A171	VSS170	170
A172	VSS171	171
A173	VSS172	172
A174	VSS173	173
A175	VSS174	174
A176	VSS175	175
A177	VSS176	176
A178	VSS177	177
A179	VSS178	178
A180	VSS179	179
A181	VSS180	180
A182	VSS181	181
A183	VSS182	182
A184	VSS183	183
A185	VSS184	184
A186	VSS185	185
A187	VSS186	186
A188	VSS187	187
A189	VSS188	188
A190	VSS189	189
A191	VSS190	190
A192	VSS191	191
A193	VSS192	192
A194	VSS193	193
A195	VSS194	194
A196	VSS195	195
A197	VSS196	196
A198	VSS197	197
A199	VSS198	198
A200	VSS199	199
A201	VSS200	200
A202	VSS201	201
A203	VSS202	202
A204	VSS203	203
A205	VSS204	204
A206	VSS205	205
A207	VSS206	206
A208	VSS207	207
A209	VSS208	208
A210	VSS209	209
A211	VSS210	210
A212	VSS211	211
A213	VSS212	212
A214	VSS213	213
A215	VSS214	214
A216	VSS215	215
A217	VSS216	216
A218	VSS217	217
A219	VSS218	218
A220	VSS219	219
A221	VSS220	220
A222	VSS221	221
A223	VSS222	222
A224	VSS223	223
A225	VSS224	224
A226	VSS225	225
A227	VSS226	226
A228	VSS227	227
A229	VSS228	228
A230	VSS229	229
A231	VSS230	230
A232	VSS231	231
A233	VSS232	232
A234	VSS233	233
A235	VSS234	234
A236	VSS235	235
A237	VSS236	236
A238	VSS237	237
A239	VSS238	238
A240	VSS239	239
A241	VSS240	240
A242	VSS241	241
A243	VSS242	242
A244	VSS243	243
A245	VSS244	244
A246	VSS245	245
A247	VSS246	246
A248	VSS247	247
A249	VSS248	248
A250	VSS249	249
A251	VSS250	250
A252	VSS251	251
A253	VSS252	252
A254	VSS253	253
A255	VSS254	254
A256	VSS255	255
A257	VSS256	256
A258	VSS257	257
A259	VSS258	258
A260	VSS259	259
A261	VSS260	260
A262	VSS261	261
A263	VSS262	262
A264	VSS263	263
A265	VSS264	264
A266	VSS265	265
A267	VSS266	266
A268	VSS267	267
A269	VSS268	268
A270	VSS269	269
A271	VSS270	270
A272	VSS271	271
A273	VSS272	272
A274	VSS273	273
A275	VSS274	274
A276	VSS275	275
A277	VSS276	276
A278	VSS277	277
A279	VSS278	278
A280	VSS279	279
A281	VSS280	280
A282	VSS281	281
A283	VSS282	282
A284	VSS283	283
A285	VSS284	284
A286	VSS285	285
A287	VSS286	286
A288	VSS287	287
A289	VSS288	288
A290	VSS289	289
A291	VSS290	290
A292	VSS291	291
A293	VSS292	292
A294	VSS293	293
A295	VSS294	294
A296	VSS295	295
A297	VSS296	296
A298	VSS297	297
A299	VSS298	298
A300	VSS299	299
A301	VSS300	300
A302	VSS301	301
A303	VSS302	302
A304	VSS303	303
A305	VSS304	304
A306	VSS305	305
A307	VSS306	306
A308	VSS307	307
A309	VSS308	308
A310	VSS309	309
A311	VSS310	310
A312	VSS311	311
A313	VSS312	312
A314	VSS313	313
A315	VSS314	314
A316	VSS315	315
A317	VSS316	316
A318	VSS317	317
A319	VSS318	318
A320	VSS319	319
A321	VSS320	320
A322	VSS321	321
A323	VSS322	322
A324	VSS323	323
A325	VSS324	324
A326	VSS325	325
A327	VSS326	326
A328	VSS327	327
A329	VSS328	328
A330	VSS329	329
A331	VSS330	330
A332	VSS331	331
A333	VSS332	332
A334	VSS333	333
A335	VSS334	334
A336	VSS335	335
A337	VSS336	336
A338	VSS337	337
A339	VSS338	338
A340	VSS339	339
A341	VSS340	340
A342	VSS341	341
A343	VSS342	342
A344	VSS343	343
A345	VSS344	344
A346	VSS345	345
A347	VSS346	346
A348	VSS347	347
A349	VSS348	348
A350	VSS349	349
A351	VSS350	350
A352	VSS351	351
A353	VSS352	352
A354	VSS353	353
A355	VSS354	354
A356	VSS355	355
A357	VSS356	356
A358	VSS357	357
A359	VSS358	358
A360	VSS359	359
A361	VSS360	360
A362	VSS361	361
A363	VSS362	362
A364	VSS363	363
A365	VSS364	364
A366	VSS365	365
A367	VSS366	366
A368	VSS367	367
A369	VSS368	368
A370	VSS369	369
A371	VSS370	370
A372	VSS371	371
A373	VSS372	372
A374	VSS373	373
A375	VSS374	374
A376	VSS375	375
A377	VSS376	376
A378	VSS377	377
A379	VSS378	378
A380	VSS379	379
A381	VSS380	380
A382	VSS381	381
A383	VSS382	382
A384	VSS383	383
A385	VSS384	384
A386	VSS385	385
A387	VSS386	386
A388	VSS387	387
A389	VSS388	388
A390	VSS389	389
A391	VSS390	390
A392	VSS391	391
A393	VSS392	392
A394	VSS393	393
A395	VSS394	394
A396	VSS395	395
A397	VSS396	396
A398	VSS397	397
A399	VSS398	398
A400	VSS399	399
A401	VSS400	400
A402	VSS401	401
A403	VSS402	402
A404	VSS403	403
A405	VSS404	404
A406	VSS405	405
A407	VSS406	406
A408	VSS407	407
A409	VSS408	408
A410	VSS409	409
A411	VSS410	410
A412</		



Intel (R) 845E Interactive Client Reference Design	
Title	CONN-PCI
Size	Document Number B444BW
Date	1/25/99, Rev 2.00

15.23, 27, 32, 35	V_12V0	15.23, 27, 32, 35	V_12V0
23	V_5V0A	23	V_5V0A
17, 19, 21, 23, 25, 27, 30, 35	V_5V0	17, 19, 21, 23, 25, 27, 30, 35	V_5V0
6, 8, 12, 15, 17, 19, 20, 22, 26, 28, 33, 35	V_3V3S	6, 8, 12, 15, 17, 19, 20, 22, 26, 28, 33, 35	V_3V3S
4, 7, 10, 28, 30, 35	GND	4, 7, 10, 28, 30, 35	GND







Intel(R) 845E Interactive Client Reference Design	
Title	CONN-01 IDE-FLOPPY
Size	Document Number B444BW
Rev	2.00
Date	1/25/01, Rev. 2/1/2001

17,18,21,23,25,27,29,31,35 V\_5V0L  
 17,19,21,22,31,35 V\_5V0S8  
 4,7A,10,29,31,35 GND GND





Intel (R) 845E Interactive Client Reference Design	
Title	USB2-USB5
Size	Document Number B414BW
Date	1/2004, Rev. 2.00








Title		Intel(R) 845E Interactive Client Reference Design
Size	Document Number	B444B/W
File	Date	1/25/99, Rev. 2.00

29.35	V <sub>3VSB</sub>	100nA	C675
29.36	V <sub>5V0</sub>	100nA	C675
16.23	V <sub>5V0</sub>	100nA	C675
17.18	V <sub>5V0</sub>	100nA	C675
6.8	V <sub>5V0</sub>	100nA	C675
10.11	V <sub>5V0</sub>	100nA	C675
4.6	V <sub>5V0</sub>	100nA	C675
4.7	V <sub>5V0</sub>	100nA	C675
4.8	V <sub>5V0</sub>	100nA	C675
4.9	V <sub>5V0</sub>	100nA	C675
4.10	V <sub>5V0</sub>	100nA	C675
4.11	V <sub>5V0</sub>	100nA	C675
4.12	V <sub>5V0</sub>	100nA	C675
4.13	V <sub>5V0</sub>	100nA	C675
4.14	V <sub>5V0</sub>	100nA	C675
4.15	V <sub>5V0</sub>	100nA	C675
4.16	V <sub>5V0</sub>	100nA	C675
4.17	V <sub>5V0</sub>	100nA	C675
4.18	V <sub>5V0</sub>	100nA	C675
4.19	V <sub>5V0</sub>	100nA	C675
4.20	V <sub>5V0</sub>	100nA	C675
4.21	V <sub>5V0</sub>	100nA	C675
4.22	V <sub>5V0</sub>	100nA	C675
4.23	V <sub>5V0</sub>	100nA	C675
4.24	V <sub>5V0</sub>	100nA	C675
4.25	V <sub>5V0</sub>	100nA	C675
4.26	V <sub>5V0</sub>	100nA	C675
4.27	V <sub>5V0</sub>	100nA	C675
4.28	V <sub>5V0</sub>	100nA	C675
4.29	V <sub>5V0</sub>	100nA	C675
4.30	V <sub>5V0</sub>	100nA	C675
4.31	V <sub>5V0</sub>	100nA	C675
4.32	V <sub>5V0</sub>	100nA	C675
4.33	V <sub>5V0</sub>	100nA	C675
4.34	V <sub>5V0</sub>	100nA	C675
4.35	V <sub>5V0</sub>	100nA	C675
4.36	V <sub>5V0</sub>	100nA	C675
4.37	V <sub>5V0</sub>	100nA	C675
4.38	V <sub>5V0</sub>	100nA	C675
4.39	V <sub>5V0</sub>	100nA	C675
4.40	V <sub>5V0</sub>	100nA	C675
4.41	V <sub>5V0</sub>	100nA	C675
4.42	V <sub>5V0</sub>	100nA	C675
4.43	V <sub>5V0</sub>	100nA	C675
4.44	V <sub>5V0</sub>	100nA	C675
4.45	V <sub>5V0</sub>	100nA	C675
4.46	V <sub>5V0</sub>	100nA	C675
4.47	V <sub>5V0</sub>	100nA	C675
4.48	V <sub>5V0</sub>	100nA	C675
4.49	V <sub>5V0</sub>	100nA	C675
4.50	V <sub>5V0</sub>	100nA	C675
4.51	V <sub>5V0</sub>	100nA	C675
4.52	V <sub>5V0</sub>	100nA	C675
4.53	V <sub>5V0</sub>	100nA	C675
4.54	V <sub>5V0</sub>	100nA	C675
4.55	V <sub>5V0</sub>	100nA	C675
4.56	V <sub>5V0</sub>	100nA	C675
4.57	V <sub>5V0</sub>	100nA	C675
4.58	V <sub>5V0</sub>	100nA	C675
4.59	V <sub>5V0</sub>	100nA	C675
4.60	V <sub>5V0</sub>	100nA	C675
4.61	V <sub>5V0</sub>	100nA	C675
4.62	V <sub>5V0</sub>	100nA	C675
4.63	V <sub>5V0</sub>	100nA	C675
4.64	V <sub>5V0</sub>	100nA	C675
4.65	V <sub>5V0</sub>	100nA	C675
4.66	V <sub>5V0</sub>	100nA	C675
4.67	V <sub>5V0</sub>	100nA	C675
4.68	V <sub>5V0</sub>	100nA	C675
4.69	V <sub>5V0</sub>	100nA	C675
4.70	V <sub>5V0</sub>	100nA	C675
4.71	V <sub>5V0</sub>	100nA	C675
4.72	V <sub>5V0</sub>	100nA	C675
4.73	V <sub>5V0</sub>	100nA	C675
4.74	V <sub>5V0</sub>	100nA	C675
4.75	V <sub>5V0</sub>	100nA	C675
4.76	V <sub>5V0</sub>	100nA	C675
4.77	V <sub>5V0</sub>	100nA	C675
4.78	V <sub>5V0</sub>	100nA	C675
4.79	V <sub>5V0</sub>	100nA	C675
4.80	V <sub>5V0</sub>	100nA	C675
4.81	V <sub>5V0</sub>	100nA	C675
4.82	V <sub>5V0</sub>	100nA	C675
4.83	V <sub>5V0</sub>	100nA	C675
4.84	V <sub>5V0</sub>	100nA	C675
4.85	V <sub>5V0</sub>	100nA	C675
4.86	V <sub>5V0</sub>	100nA	C675
4.87	V <sub>5V0</sub>	100nA	C675
4.88	V <sub>5V0</sub>	100nA	C675
4.89	V <sub>5V0</sub>	100nA	C675
4.90	V <sub>5V0</sub>	100nA	C675
4.91	V <sub>5V0</sub>	100nA	C675
4.92	V <sub>5V0</sub>	100nA	C675
4.93	V <sub>5V0</sub>	100nA	C675
4.94	V <sub>5V0</sub>	100nA	C675
4.95	V <sub>5V0</sub>	100nA	C675
4.96	V <sub>5V0</sub>	100nA	C675
4.97	V <sub>5V0</sub>	100nA	C675
4.98	V <sub>5V0</sub>	100nA	C675
4.99	V <sub>5V0</sub>	100nA	C675
4.100	V <sub>5V0</sub>	100nA	C675







4.6, 8.11, 17.33	V_CODE
7	V_1V2V0
17	V_1V5S8
17, 18, 20, 22, 23, 25, 29, 31, 33	V_3V3
6.8, 12, 15, 17, 19, 20, 22, 23, 25, 29, 31, 33	V_3V3
15, 20, 22, 23, 25, 29, 31, 33	V_3V3S8
17, 19, 27, 28, 29, 31, 33	V_3V0S8
17, 18, 21, 22, 23, 25, 27, 28, 34	V_3V0
17, 18, 21, 22, 23, 25, 27, 28, 34	V_3V0S8
17, 18, 21, 22, 23, 25, 27, 28, 34	V_1V2V0
17, 18, 21, 22, 23, 25, 27, 28, 34	V_1V2V0
47, 8.10, 34	GND
	0