Intel® 440BX AGPset / PGA370
Scalable Performance Board
Design Guide

October 2001
# Contents

## 1.0 Introduction

1.1 Notation and Terminology ................................................................. 7
1.2 Reference Documents and Resources ............................................. 8
1.3 Design Features .................................................................................. 9
  1.3.1 PGA370-Based Processors .......................................................... 9
  1.3.2 Intel® 440BX AGPset ................................................................. 9
1.4 General Considerations ...................................................................... 10
  1.4.1 Voltage Definitions .................................................................... 10
  1.4.2 General Design Recommendations .......................................... 10
1.5 Transitioning from an Intel® Pentium® II Processor / 440BX AGPset Design ................................................................. 11
  1.5.1 AGTL+ Termination .................................................................... 11
  1.5.2 $V_{\text{REF}}$ Inputs ....................................................................... 11
  1.5.3 System Bus Clock ....................................................................... 11
  1.5.4 CMOS Compatibility with Future Processors .............................. 11
  1.5.5 Processor Core Voltage Decoupling ....................................... 12
  1.5.6 VID[4] Pin ............................................................................... 12
  1.5.7 Phase Lock Loop (PLL) Power ................................................ 12
    1.5.7.1 PLL Topology ..................................................................... 12
    1.5.7.2 PLL Filter Specification ...................................................... 13
    1.5.7.3 PLL Filter Recommendation .............................................. 14
  1.5.8 Bus Frequency Selection ........................................................ 15
  1.5.9 New Pin Definitions .................................................................... 15
  1.5.10 VCORE$_{\text{DET}}$ ..................................................................... 15

## 2.0 Layout and Routing Guidelines

2.1 BGA Quadrant Assignment ............................................................ 16
2.2 PGA370-Based Processor Signal Quadrants ................................... 17
2.3 Board Description ............................................................................ 20
2.4 Routing Guidelines ........................................................................... 21
  2.4.1 AGTL+ Description ................................................................. 21
2.5 AGTL+ Layout Recommendations .................................................. 21
  2.5.1 Network Topology and Conditions ......................................... 21
  2.5.2 Recommended Trace Lengths ................................................... 22
    2.5.2.1 Board Layout Rules .......................................................... 22
  2.5.3 Additional Guidelines .............................................................. 23
2.6 Pre-Layout Simulation (Sensitivity Analysis) ................................... 23
  2.6.1 Simulation Parameter Values .................................................... 23
  2.6.2 Simulation Methodology ........................................................... 23
    2.6.2.1 Flight Time Simulation ....................................................... 24
    2.6.2.2 Signal Quality Measurement ............................................. 25
2.7 Post-Layout Simulation ................................................................. 25
  2.7.1 Crosstalk and the Multi-Bit Adjustment Factor ......................... 25
2.8 Timing Analysis ............................................................................... 26
2.9 Host Clock Routing Spacing ......................................................... 27
  2.9.1 System Clock Layout ............................................................... 28
2.10 Other Buses .................................................................................... 29
3.0 Scalable Performance Board Guidelines ....................................................... 30
  3.1 Processor Guidelines .................................................................................. 30
    3.1.1 Scalable Performance System Design DC Guidelines ......................... 30
    3.1.2 System Bus AC Guidelines .................................................................. 32
    3.1.3 Thermal Guidelines ............................................................................ 35
  3.2 PGA370 Socket Design Guidelines ............................................................. 36
    3.2.1 $V_{TT}$ and $V_{CCCORE}$ Power Plane Split ......................................... 36
    3.2.2 BSEL[1:0] Implementation .................................................................. 36
    3.2.3 CLKREF Circuit Implementation ......................................................... 37
    3.2.4 AGTL+ Reset Implementation ............................................................... 38
      3.2.4.1 AGTL+ Reset Layout Topology .................................................... 39
    3.2.5 CMOS Voltage Conversion Logic......................................................... 40
4.0 Design Checklist .......................................................................................... 41
  4.1 Overview ..................................................................................................... 41
  4.2 Pull-up and Pull-down Resistor Values ....................................................... 41
  4.3 Processor Checklist .................................................................................... 42
    4.3.1 PGA370-Based Processors .................................................................... 42
    4.3.2 GND and Power Pin Definition ............................................................ 45
    4.3.3 Processor Clocks .................................................................................. 45
    4.3.4 Processor Signals ................................................................................ 46
    4.3.5 Processor Decoupling Capacitors ......................................................... 47
      4.3.5.1 Core Voltage High-Frequency Decoupling .................................... 47
      4.3.5.2 VTT Decoupling .......................................................................... 47
      4.3.5.3 VREF Decoupling ....................................................................... 48
  4.4 Board Component Keep-Out ......................................................................... 48
  4.5 Thermals/Cooling Solutions ....................................................................... 49
    4.5.1 Thermal Solution Design Considerations ............................................. 49
  4.6 Mechanical Design Considerations ............................................................ 49
  4.7 Electrical Design Considerations ............................................................... 50

5.0 Third-Party Vendor Information .................................................................... 51
  5.1 Voltage Regulator Control Silicon ............................................................... 51
  5.2 Clock Drivers .............................................................................................. 51
  5.3 PGA370 Socket .......................................................................................... 51

Index .................................................................................................................. 53
## Figures

1. PLL Filter Topology ................................................................. 12
2. PLL Filter Specification ......................................................... 13
3. Using Discrete R ................................................................. 15
4. No Discrete R .................................................................. 15
5. Major Signal Sections of the 82443BX (Top View) .................. 16
6. PGA370-Based Processor Quadrants .................................... 17
7. Example ATX Placement for Intel® 440BX AGPset / PGA370-Based Processor Designs .................................................. 18
8. Example NLX Placement for Intel® 440BX AGPset / PGA370-Based Processor Design .............................................................. 19
9. Four-Layer Board Stack-up Example ..................................... 20
10. Recommended Topology ..................................................... 21
11. Test Load vs. Actual System Load ........................................ 24
12. Clock Trace Spacing Guidelines ........................................... 27
13. Host Clock Topology ........................................................... 29
14. BCLK Waveform ............................................................... 33
15. Processor System Bus Valid Delay Timings Waveform .......... 34
16. Processor System Bus Setup and Hold Timings .................... 34
17. Power-On Reset and Configuration Timings ......................... 35
18. BSEL[1:0] Circuit Implementation for PGA370 Designs ......... 36
19. CLKREF Circuit Implementation for PGA370 Designs .......... 37
20. AGTL+ Reset Implementation ............................................. 38
21. AGTL+ Reset Layout Topology ........................................... 39
22. CMOS Conversion Logic .................................................... 40
23. Pull-up Resistor Example ................................................... 42
24. Example Capacitor Placement Within the PGA370 Socket .... 47
25. Board Component Keep-Out .............................................. 48
### Tables

| 1 | Reference Documents and Resources | 8 |
| 2 | Recommended Inductor for PLL Filter | 14 |
| 3 | Recommended Capacitor for PLL Filter | 14 |
| 4 | Recommended Resistor for PLL Filter | 14 |
| 5 | Recommended Trace Lengths | 22 |
| 6 | Parameter Values for Interconnect AGTL+ Simulations | 23 |
| 7 | PGA370-Based Processor and Intel® 440BX AGPset System Timing Equations | 26 |
| 8 | PGA370-Based Processor and Intel® 440BX AGPset System Timing Terms | 26 |
| 9 | Recommended 66/100 MHz System Bus Timing Parameters | 27 |
| 10 | Host Clock Trace Lengths | 28 |
| 11 | Voltage and Current Specifications for PGA370-Based Processors | 30 |
| 12 | Scalable Performance Board Processor System Bus AC Guidelines (Clock) at the Processor Pins | 32 |
| 13 | Processor System Bus AC Guidelines (AGTL+ Signal Group) at the Processor Pins | 33 |
| 14 | Intel® Celeron™ Processor PPGA Thermal Design Power | 35 |
| 15 | Intel® Pentium® III Processor for the PGA370 Socket Thermal Design Power | 35 |
| 16 | Resistor Values for CLKREF Divider (3.3 V Source) | 37 |
| 17 | AGTL+ Connectivity | 42 |
| 18 | CMOS Connectivity | 43 |
| 19 | TAP Connectivity (optional) | 44 |
| 20 | Clock Connectivity | 44 |
| 21 | Miscellaneous Connectivity | 44 |
| 22 | Power Connectivity | 45 |
| 23 | No Connects | 45 |

### Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>005</td>
<td>10/01</td>
<td>Updated note on page 36.</td>
</tr>
<tr>
<td>004</td>
<td>5/00</td>
<td>Removed VTT and VCCCORE Voltage Sequencing section (3.2.2 in the -003 version).</td>
</tr>
<tr>
<td>003</td>
<td>5/00</td>
<td>Renamed document to remove references to “motherboard” and “flexible platform.” The corrected term is now “scalable performance board.” Clarified “CMOS Compatibility with Future Processors” on page 11. Clarified “BSEL[1:0] Implementation” on page 36. Updated Figure 25 with new component keep-out restrictions. Corrected power dissipation specification to 26.7 W. Added VTT and VCCCORE Power Plane Split section and VTT and VCCCORE Voltage Sequencing section.</td>
</tr>
<tr>
<td>002</td>
<td>2/00</td>
<td>Clarified core voltage high frequency decoupling recommendations. Updated Figure 20 and Figure 21.</td>
</tr>
<tr>
<td>001</td>
<td>11/99</td>
<td>First publication of this document.</td>
</tr>
</tbody>
</table>
1.0 Introduction

The Intel® Celeron™ and Intel Pentium® III processor families include processors that can be installed in a PGA370 socket. This document provides design recommendations and considerations for developing systems based on the Celeron processor in a PPGA package or the Pentium III processor in an FC-PGA package, together with the Intel 440BX AGPset. Likely design considerations are included to alleviate problems during the design and debug phases.

The information contained in this document should be used in conjunction with the Intel® 440BX AGPset Design Guide, which covers Intel 440BX AGPset designs with the Intel Pentium II processor. Refer to that document for topics not covered in this design guide. Exceptions to the Intel® 440BX AGPset Design Guide are listed in this document.

1.1 Notation and Terminology

In this document, a ‘#’ symbol after a signal name identifies the signal as active low; that is, a signal that is in the active state, based on the name of the signal, when driven to a low level. For example, when FLUSH# is low, a flush has been requested. When NMI is high, a nonmaskable interrupt has occurred. When a signal name does not imply an active state, a # symbol indicates that the signal is inverted. For example, D[3:0] = ‘HLHL’ refers to a hex ‘A’, and D[3:0]# = ‘LHLH’ also refers to a hex ‘A’ (H= High logic level, L= Low logic level).

The term “PGA370-based processor(s)” refers to the Celeron processor in a PPGA or FC-PGA package and the Pentium III processor in an FC-PGA package.
1.2 **Reference Documents and Resources**

Table 1. **Reference Documents and Resources**

<table>
<thead>
<tr>
<th>Document Name or Information Source</th>
<th>Order Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pentium® III Processor datasheet</td>
<td>245264</td>
</tr>
<tr>
<td>Intel® Pentium® III Processor datasheet</td>
<td>244453</td>
</tr>
<tr>
<td>Intel® Pentium® III Processor Thermal Metrology for CPUID 068xh Family Processors</td>
<td>245301</td>
</tr>
<tr>
<td>Intel® Celeron™ Processor datasheet</td>
<td>243658</td>
</tr>
<tr>
<td>Intel® Celeron™ Processor Specification Update</td>
<td>243748</td>
</tr>
<tr>
<td>Intel® 440BX AGPset: 82443BX Host Bridge/Controller datasheet</td>
<td>290633</td>
</tr>
<tr>
<td>Intel® 440BX AGPset: 82443BX Host Bridge/Controller Electrical and Thermal Timing Specification - Datasheet Addendum</td>
<td>273218</td>
</tr>
<tr>
<td>Intel® 440BX AGPset Design Guide</td>
<td>290634</td>
</tr>
<tr>
<td>Intel® 440BX AGPset Design Guide Update</td>
<td>290641</td>
</tr>
<tr>
<td>82443BX Application Notes</td>
<td>Contact your Intel Field Sales Representative</td>
</tr>
<tr>
<td>Intel® 440BX AGPset: 82443BX Host Bridge/Controller Specification Update</td>
<td>290639</td>
</tr>
<tr>
<td>Pentium® II Processor Developer’s Manual</td>
<td>243502</td>
</tr>
<tr>
<td>Pentium® II Processor Thermal Design Guidelines</td>
<td>243331</td>
</tr>
<tr>
<td>82371AB PCI-TO-ISA/IDE Xcelerator (PIIX4) datasheet</td>
<td>290562</td>
</tr>
<tr>
<td>82371AB PCI-TO-ISA/IDE Xcelerator (PIIX4) Timing Specifications - Datasheet Addendum</td>
<td>290548</td>
</tr>
<tr>
<td>Intel® 82371EB (PIIX4E) Specification Update</td>
<td>290635</td>
</tr>
<tr>
<td>370-pin Socket (PGA370) Design Guidelines</td>
<td>244410</td>
</tr>
<tr>
<td>PGA370 Heat Sink Cooling in MicroATX Chassis</td>
<td>245025</td>
</tr>
<tr>
<td>CK97 CLock Synthesizer Design Guidelines</td>
<td>243867</td>
</tr>
<tr>
<td>P6 Family of Processors Hardware Developer’s Manual</td>
<td>244001</td>
</tr>
</tbody>
</table>
1.3 Design Features

1.3.1 PGA370-Based Processors

The PGA370-based processors implement a dynamic execution microarchitecture and execute Intel MMX™ technology instructions for enhanced media and communication performance. Additionally, the Pentium III processors feature streaming single instruction, multiple data (SIMD) extensions for enhanced floating-point and 3-D application performance. The PGA370-based processors also use the same multi-transaction system bus used in the Intel Pentium II processor. The PGA370-based processors support multiple low-power states such as AutoHALT, Stop-Grant, Sleep, and Deep Sleep to conserve power during idle times.

The PGA370-based processors are based on the P6 processor core. The Celeron processor is provided in a Plastic Pin Grid Array (PPGA) package and a Flip-Chip Pin Grid Array (FC-PGA) package, and the Pentium III processor is optionally provided in a FC-PGA package for use in low cost systems in the value embedded computing market segment. The PGA370-based processors utilize the AGTL+ system bus used by the Pentium II processor with support limited to single processor-based systems. The Celeron processor (PPGA) includes an integrated 128-Kbyte level-two cache with a separate 16-Kbyte instruction and 16-Kbyte data level-one caches. The Pentium III processor (FC-PGA) includes an integrated 256-Kbyte level-two cache with separate 16-Kbyte instruction and 16-Kbyte data level-one caches. The level-two cache is capable of caching 64 Gbyte of system memory address space.

1.3.2 Intel® 440BX AGPset

The Intel 440BX AGPset is a two-component chipset that includes the 82443BX AGP Host Bridge Controller and the 82371AB PCI-TO-ISA/IDE Xcelerator (PIIX4).

The chipset has the following features:

- Support for single Celeron or Pentium III processor configuration
- 64-bit AGTL+ based host bus interface
- 32-bit AGTL+ based host address interface
- 64-bit main memory interface with optimized support for SDRAM at 100 MHz and 66 MHz
- 32-bit primary PCI bus interface (PCI) with an integrated PCI arbiter
- AGP interface (AGP) with 133 MHz data transfer capability configurable as a secondary PCI bus
- Extensive data buffering between all interfaces for high throughput and concurrent operations
- Mobile and “Deep Green” desktop power management support
1.4 General Considerations

1.4.1 Voltage Definitions

For the purposes of this document, the following nominal voltage definitions are used:

- $V_{CC}$: 5.0 V
- $V_{CC3.3}$: 3.3 V
- $V_{CCCORE}$: Voltage is dependent on the four bit VID setting
- $V_{CC2.5}$: 2.5 V
- $V_{CC1.5}$: 1.5 V
- $V_{CCCMOS}$: 1.5 V or 2.5 V depending on processor
- $V_{TT}$: 1.5 V
- $V_{REF}$: 1.0 V
- $AGPVREF$: 1.32 V

*Note:* $V_{CC1.5}$ and $V_{TT}$ must be sourced by the same voltage regulator.

1.4.2 General Design Recommendations

- Intel recommends using a widely available, programmable Voltage Regulator Module (VRM) installed in a VRM header or an on-board programmable voltage regulator. Please see the VRM 8.4 DC-DC Converter Design Guidelines.

- Board designs targeted for system integrators should be designed according to the boxed processor electrical, mechanical, and thermal specifications provided in the boxed processor section of the Intel® Celeron™ Processor datasheet and the Pentium® III Processor for the PGA370 Socket datasheet. The most notable items are the required fan power header and fan/heatsink physical clearance on the board.
1.5 Transitioning from an Intel® Pentium® II Processor / 440BX AGPset Design

The following sections detail the considerations for transitioning from a Intel 440BX AGPset / SC-242 connector design to a PGA370 socket design.

1.5.1 AGTL+ Termination

Intel recommends 56 Ω ± 5% resistors for AGTL+ termination on the board. In addition, high frequency V_TT decoupling is also required on the system board. Intel recommends 19 or more 0.1 µF capacitors in the 0603 package with one capacitor for every two resistor packs (assumes four resistors per pack).

1.5.2 V_REF Inputs

_V_REF_ (2/3 V_TT) must be supplied to the processor through each of the eight _V_REF_ inputs. Intel recommends using one 75 Ω ± 1% and 150 Ω ± 1% resistor divider of the V_TT supply to generate _V_REF_. Intel also recommends placing four 0.1 µF capacitors in the 0603 package within 500 mils of the processor’s _V_REF_ pins.

1.5.3 System Bus Clock

Due to the change in system bus trace lengths in the FC-PGA and PPGA packages, the chipset and processor clocks must be tied together to minimize pin-to-pin clock skew. Implementation details are provided in Section 2.5, “AGTL+ Layout Recommendations” on page 21.

It is also recommended that a capacitor site be placed near the processor BCLK input to allow the clock skew to be minimized through tuning. This can be done by changing the value at the capacitor site to compensate for the actual board trace lengths.

1.5.4 CMOS Compatibility with Future Processors

All PGA370-based processor CMOS outputs are open drain and require a pull-up to drive to external logic. The 0.18 micron process technology utilizes 1.5 V-compatible CMOS signals and the 0.25 micron process technology utilizes 2.5 V-compatible CMOS signals. Intel recommends the following CMOS design guidelines.

Intel has defined three new pins for the all PGA370-based processors:

- **V_CC2.5**: This pin should be connected to the system’s 2.5 V supply.
- **V_CC1.5**: This pin should be connected to the system’s 1.5 V supply.
- **V_CCCMOS**: This pin should be used as the system CMOS pull-up voltage. A 0.1 µF decoupling capacitor is recommended.

_V_CC1.5 and V_TT_ are recommended to be sourced by the same voltage regulator.

The _V_CCCMOS_ pin provides the CMOS voltage for the pull-up resistors required on the system board. A 2.5 V source must be provided to the _V_CC2.5_ pin and a 1.5 V source must be provided to the _V_CC1.5_ pin. The source for _V_CC1.5_ must be the same as the one supplying _V_TT_. The processor routes the compatible CMOS voltage source (1.5 V or 2.5 V) through the package and out to the
V\textsubscript{CCCMOS} output pin. Processors based on 0.25 micron process technology (such as the Intel Celeron processor) use 2.5 V CMOS buffers. Processors based on 0.18 micron process technology (such as the Pentium III processor for the PGA370 socket) use 1.5 V CMOS buffers.

These pins have been defined to permit a maximum current of 500 mA.

1.5.5 Processor Core Voltage Decoupling

The system board must implement high frequency decoupling for the processor core voltage. Intel recommends that ten or more 4.7 µF capacitors in the 1206 package (ceramic X5R or better material) be placed within the socket cavity. Placement of the capacitors should minimize overall inductance between V\textsubscript{CC}/V\textsubscript{SS} power pins. Implementation details are provided in Section 4.3.5.1, “Core Voltage High-Frequency Decoupling” on page 47.

1.5.6 VID\([4]\) Pin

The Voltage ID pin VID\([4]\) is not available on the processor. Therefore, according to the VRM 8.4 DC-DC Converter Guidelines, VID\([4]\) must be connected to ground on the voltage regulator in order to provide the correct VID\([3:0]\) for 1.30 V to 2.05 V voltage ID encoding.

1.5.7 Phase Lock Loop (PLL) Power

All PGA370-based processors have internal PLL clock generators that are analog and require quiet power supplies to minimize jitter.

1.5.7.1 PLL Topology

The general desired topology is shown in Figure 1. Not shown are parasitic routing and local decoupling capacitors. Excluded from the external circuitry are parasitics associated with each component. See Section 1.5.7.3, “PLL Filter Recommendation” on page 14 for R, L, and C values.

Figure 1. PLL Filter Topology
1.5.7.2 PLL Filter Specification

The function of the filter is to protect the PLL from external noise through low-pass attenuation. In general, the low-pass description forms an adequate description for the filter.

The low-pass specification, with input at $V_{CC\text{CORE}}$ and output measured across the capacitor, is as follows:

- < 0.2 dB gain in pass band
- < 0.5 dB attenuation in pass band (see DC drop in the notes that follow Figure 2)
- > 34 dB attenuation from 1 MHz to 66 MHz
- > 28 dB attenuation from 66 MHz to core frequency

The filter specification is graphically shown in Figure 2.

Figure 2. PLL Filter Specification

NOTES:
1. Diagram not to scale.
2. No specification for frequencies beyond $f_{core}$.
3. $f_{peak}$, if it exists, should be less than 0.05 MHz.

Other requirements of the PLL filter are:

- The filter should support DC current > 30 mA.
- A shielded type inductor is required to minimize magnetic pickup.
- The DC voltage drop from $V_{CC}$ to PLL should be < 60 mV, which in practice implies series resistance $R < 2 \Omega$; this also means that pass band attenuation (from DC to 1 Hz) is < 0.5 dB for $V_{CC} = 1.1$ V, and < 0.35 dB for $V_{CC} = 1.5$ V.
1.5.7.3 PLL Filter Recommendation

The following tables are examples of components that meet Intel’s recommendations, when configured in the topology shown in Figure 1.

Table 2. Recommended Inductor for PLL Filter

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Value</th>
<th>Tolerance</th>
<th>SRF</th>
<th>Rated I</th>
<th>DCR</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDK MLF2012A4R7KT</td>
<td>4.7 µH</td>
<td>10%</td>
<td>35 MHz</td>
<td>30 mA</td>
<td>0.56 Ω</td>
</tr>
<tr>
<td>Murata LQG21N4R7K0T1</td>
<td>4.7 µH</td>
<td>10%</td>
<td>47 MHz</td>
<td>30 mA</td>
<td>0.70 Ω</td>
</tr>
<tr>
<td>Murata LQG21C4R7N00</td>
<td>4.7 µH</td>
<td>30%</td>
<td>35 MHz</td>
<td>30 mA</td>
<td>0.30 Ω</td>
</tr>
</tbody>
</table>

Table 3. Recommended Capacitor for PLL Filter

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Value</th>
<th>Tolerance</th>
<th>ESL</th>
<th>ESR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Kemet T495D336M016AS</td>
<td>33 µF</td>
<td>20%</td>
<td>2.5 nH</td>
<td>0.225 Ω</td>
</tr>
<tr>
<td>AVX TPSD336M020S0200</td>
<td>33 µF</td>
<td>20%</td>
<td>TBD</td>
<td>0.200 Ω</td>
</tr>
</tbody>
</table>

Table 4. Recommended Resistor for PLL Filter

<table>
<thead>
<tr>
<th>Value</th>
<th>Tolerance</th>
<th>Power</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Ω</td>
<td>10%</td>
<td>1/16 W</td>
<td>Resistor may be implemented with trace resistance, in which discrete R is not needed.</td>
</tr>
</tbody>
</table>

To satisfy damping requirements, total series resistance in the filter (from $V_{CCCORE}$ to the top plate of the capacitor) must be at least 0.35 Ω. This resistor can be in the form of a discrete component, or routing, or both. For example, if the selected inductor has a minimum DCR of 0.25 Ω, then a routing resistance of at least 0.10 Ω is required. Be careful not to exceed the maximum resistance rule (2 Ω). For example, if using discrete R1, the maximum DCR of the L should be less than 2.0 - 1.1 = 0.9 Ω, which precludes using some inductors.

Other routing requirements:
- C should be close to PLL1 and PLL2 pins, < 0.1 Ω per route. These routes do not count towards the minimum damping R requirement.
- The PLL2 route should be parallel and next to PLL1 route (to minimize loop area).
- L should be close to C; any routing resistance should be inserted between $V_{CCCORE}$ and L.
- Any discrete R should be inserted between $V_{CCCORE}$ and L.
1.5.8 Bus Frequency Selection

The PGA370-based processors utilize the BSEL[0] pins to select 66 MHz and 100 MHz from the CK100 clock synthesizer. Implementation details are provided in Section 3.0, “Scalable Performance Board Guidelines” on page 30.

1.5.9 New Pin Definitions

The following new pins are required for correct operation of the processor. Implementation details are provided in Section 3.0, “Scalable Performance Board Guidelines” on page 30.

- CLKREF: Requires a 1.25 V source
- EDGCTRL: Requires a 51 Ω ± 5% pull-up to VCCORE
- RESET2#: Additional reset pin to the processor
- RTTCTRL: Requires a 110 Ω ± 1% pull-down to VSS
- SLEWCTRL: Requires a 110 Ω ± 1% pull-down to VSS

1.5.10 VCCOREDET

The VCCOREDET pin is not used in the Intel 440BX AGPset / PGA370 scalable performance board design.
2.0 Layout and Routing Guidelines

This section describes layout and routing recommendations for ensuring a robust design. Follow these guidelines as closely as possible. Any deviations from the guidelines listed here should be simulated to ensure that adequate margin is maintained in the design.

2.1 BGA Quadrant Assignment

Intel assigned pins on the 82443BX to simplify routing and keep board fab costs down by permitting a board to be routed in four layers. Figure 5 shows the four signal quadrants of the 82443BX. The component placement on the board should be done with this general flow in mind. This simplifies routing and minimizes the number of signals that must cross. The individual signals within the respective groups have also been optimized in order to be routed using only two PCB layers.

For a complete list of signals and ball assignments, see the Intel® 440BX AGPset: 82443BX Host Bridge/Controller datasheet.

Figure 5. Major Signal Sections of the 82443BX (Top View)
2.2 PGA370-Based Processor Signal Quadrants

Figure 6 indicates the signal quadrants for all PGA370-based processors. These quadrants are defined to facilitate layout and placement and illustrate the proposed component placement for a PGA370-based processor for both ATX and NLX form factor designs.

Figure 6. PGA370-Based Processor Quadrants
ATX Form Factor:

- The ATX placement and layout shown in Figure 7 is recommended for a PGA370-based processor / Intel 440BX AGPset system design.
- The example placement shown in Figure 7 shows 4 PCI slots, 2 ISA slots, 3 DIMM sockets, and one AGP connector.
- For an ATX form factor design, the AGP-compliant graphics device can reside either on the board (device down option) or on an AGP connector (up option).
- The trace length limitation between critical connections is addressed in Section 2.5.2, “Recommended Trace Lengths” on page 22.
- Figure 7 is for reference only. The trade-off between the number of PCI and ISA slots, number of DIMM sockets, and other board peripherals must be evaluated for each design.

**Figure 7. Example ATX Placement for Intel® 440BX AGPset / PGA370-Based Processor Designs**
NLX Form Factor:

- The NLX placement and layout shown in Figure 8 is recommended for a PGA370-based processor / Intel 440BX AGPset system design.

- The example placement below shows 3 DIMM sockets and an AGP compliant device down on the board. For an NLX form factor design, the AGP compliant graphics device may readily be integrated on the board (device down option). The trace length limitation between critical connections is addressed in Section 2.5.2, “Recommended Trace Lengths” on page 22.

- Figure 8 is for reference only; the trade-off between the number of DIMM sockets and other board peripherals must be evaluated for each design.

Figure 8. Example NLX Placement for Intel® 440BX AGPset / PGA370-Based Processor Design
2.3 Board Description

A 4-layer stack-up arrangement is recommended for the system board. An example of a 4-layer stack-up is shown in Figure 9. The impedance of all the signal layers should be between 55 Ω and 75 Ω. A lower trace impedance reduces signal edge rates, overshoot, and undershoot, and has less crosstalk than a higher trace impedance. A higher trace impedance increases edge rates and may slightly decrease signal flight times.

Figure 9. Four-Layer Board Stack-up Example

| Z = 60 ohms | 5 mils | PREPREG | Power Plane (1 oz. cu) |
| Z = 60 ohms | 47 mils | CORE | Ground Plane (1 oz. cu) |
| Z = 60 ohms | 5 mils | PREPREG | Secondary Signal Layer (1/2 oz. cu) |

Note that the top and bottom routing layers specify 1/2 oz. cu. However, after the board is plated, the traces will be about 1 oz. cu. Check with your fab vendor for the exact value and ensure that any signal simulation accounts for this variation.

Note: A thicker core may help reduce board warpage issues.

Additional guidelines on board stack-up, placement, and layout include the following.

- The board impedance (Z) should be between 55 Ω and 75 Ω (65 Ω ± 15% is recommended).
- FR-4 material should be used for the board fabrication.
- The dielectric process variation in the PCB fabrication should be minimized.
- The ground plane should not be split on the ground plane layer. If a signal must be routed for a short distance on a power or ground plane, then it should be routed on a VCC plane, not the ground plane.
- Keep vias for decoupling capacitors as close to the capacitor pads as possible.
2.4 Routing Guidelines

This section lists guidelines to be followed when routing the signal traces during board design. The order in which signals are routed first and last will vary in different designs. Some designers prefer routing all of the clock signals first, while others prefer routing all of the high-speed bus signals first. Either order can be used, as long as the guidelines listed here are followed. If the guidelines listed here are not followed, it is important that your design is simulated, especially on the AGTL+ signals. Even when the guidelines are followed, it is recommended that you simulate as many signals as possible for proper signal integrity, flight time, and crosstalk.

2.4.1 AGTL+ Description

AGTL+ is the electrical bus technology used in the P6 family processors host bus architecture. AGTL+ is a low-output swing, incident wave switching, open-drain bus with external pull-up resistors that provide both the high logic level and termination at the end of the bus. The AGTL+ specification is contained in the Intel® P6 Family Processor Developer’s Manual.

2.5 AGTL+ Layout Recommendations

This section contains the layout recommendations for the AGTL+ signals. The layout recommendations are derived from pre-layout simulations that Intel has performed.

2.5.1 Network Topology and Conditions

Figure 10 shows the recommended topology for 66/100 MHz single processor systems. A termination resistor is placed on the system board. The recommended value for the termination resistor ($R_{TT}$) is 56 $\Omega \pm 5\%$.

**Figure 10. Recommended Topology**
2.5.2 Recommended Trace Lengths

Table 5 summarizes trace length recommendations. The recommended lengths are derived from the parametric sweeps and Monte Carlo analysis.

<table>
<thead>
<tr>
<th>Trace</th>
<th>Minimum Length</th>
<th>Maximum Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>1.8”</td>
<td>4.3”</td>
</tr>
<tr>
<td>L2</td>
<td>0.5”</td>
<td>2.0”</td>
</tr>
</tbody>
</table>

The recommended topology for the AGTL+ bus is a single-ended termination topology. A resistor near the processor acts as the pull-up for the bus. In this case, it is recommended that the board trace length be L1.

The actual AGTL+ bus trace width is a standard 5 mil, with minimum edge-to-edge trace spacing set at 12 mils. This helps minimize possible crosstalk effects. The $V_{TT}$ voltage must be held to $1.5\,V \pm 9\%$ (transient condition). It is required that $V_{TT}$ be held to $1.5\,V \pm 3\%$ while the processor system bus is idle (static condition). This is measured at the PGA370 socket pins on the bottom side of the baseboard.

Intel recommends running analog simulations using the available I/O buffer models together with layout information extracted from your specific design. Simulation will confirm that the design adheres to the guidelines.

2.5.2.1 Board Layout Rules

AGTL+ Signals

- AGTL+ signals should be routed with lengths between L1 of trace from the processor pin to the chipset.
- The AGTL+ signals trace length between the processor pin and the resistor pack should be within L2.
- Traces are to be routed with a minimum of 12 mil edge-to-edge spacing, and the ratio of this spacing to the dielectric thickness of the layer should be at least 2:1.
- The trace width is recommended to be 5 mils and not greater than 6 mils.
- The minimum spacing can be decreased to 5 mils for escaping the FC-PGA/PPGA and the BGA areas, for a length of less than 0.25”.
- Intel recommends breaking out all signals from the CPU connector on the same layer. If routing is tight, break out from the connector on the opposite routing layer over a ground reference and cross over to the main signal layer near the CPU connector.
- It is strongly recommended that AGTL+ signals be routed on the signal layer next to the ground layer (referenced to ground).
- It is strongly recommended that splits be avoided in the reference plane. Splits disrupt signal return paths and increase overshoot/undershoot due to significantly increased inductance.
- Eliminate parallel traces between layers not separated by a power or ground plane.
- It is strongly recommended that AGTL+ signals do not traverse multiple signal layers.

Note: Following the above layout rules is critical for AGTL+ signal integrity, particularly for processors based on the 0.18 micron process technology.
2.5.3 Additional Guidelines

General rules for minimizing the impact of crosstalk and other practical considerations in the design of a high speed AGTL+ bus, are provided in the *Intel® 440BX AGPset Design Guide*.

2.6 Pre-Layout Simulation (Sensitivity Analysis)

2.6.1 Simulation Parameter Values

Parametric Sweeps

The interconnect parameter values that were used in all parametric sweeps are summarized in Table 6.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typical</th>
<th>Max</th>
<th>Tolerance</th>
</tr>
</thead>
<tbody>
<tr>
<td>FC-PGA On-die Termination</td>
<td>$R_{TT}$ [Ω]</td>
<td>90</td>
<td>110</td>
<td>130</td>
<td>18%</td>
</tr>
<tr>
<td>Board Impedance</td>
<td>$Z_0$ [Ω]</td>
<td>74.75</td>
<td>65.00</td>
<td>55.25</td>
<td>15%</td>
</tr>
<tr>
<td>Board Velocity</td>
<td>$S_0$ [ns/ft]</td>
<td>1.6</td>
<td>2.0</td>
<td>2.2</td>
<td>10-20%</td>
</tr>
<tr>
<td>Board Termination</td>
<td>$R_{TT}$ [Ω]</td>
<td>53</td>
<td>56</td>
<td>59</td>
<td>5%</td>
</tr>
<tr>
<td></td>
<td>$V_{TT}$ [V]</td>
<td>1.455</td>
<td>1.5</td>
<td>1.545</td>
<td>3%</td>
</tr>
<tr>
<td>GTL Reference Voltage</td>
<td>$V_{REF}$ [V]</td>
<td>0.95</td>
<td>1.0</td>
<td>1.05</td>
<td>2%</td>
</tr>
<tr>
<td>Connector Impedance</td>
<td>$Z_0$ [Ω]</td>
<td>50</td>
<td>65</td>
<td>75</td>
<td>N/A</td>
</tr>
<tr>
<td>Connector Velocity</td>
<td>$S_0$ [ns/ft]</td>
<td>30</td>
<td>100</td>
<td>120</td>
<td>N/A</td>
</tr>
</tbody>
</table>

*Note:* For simulation purposes, the socket connector can be modeled as a transmission line. The length of the line and the propagation speed must be selected such that they give a total delay of 120 ps in the slow case and 30 ps in the fast case.

2.6.2 Simulation Methodology

Analog simulations are recommended for high-speed system bus designs. Start simulations prior to layout. Pre-layout simulations provide a detailed picture of the working “solution space” that meets flight time and signal quality requirements. The layout recommendations in Section 2.5.2 are based on pre-layout simulations conducted at Intel. By basing board layout guidelines on the solution space, the iterations between layout and post-layout simulations can be reduced.

Intel recommends running simulations at the device pads for signal quality and at the device pins for timing analysis. However, simulation results at the device pins may be used later to correlate simulation performance against actual system measurements.

Pre-layout analysis includes timing analysis in Section 2.8 and sensitivity analysis using parametric sweeps. Parametric sweep analysis involves varying one or two system parameters while all others, such as driver strength, package, $Z_0$, and $S_0$, are held constant. This way, the
sensitivity of the proposed bus topology to varying parameters can be analyzed systematically. The sensitivity of the bus to minimum flight time, maximum flight time, and signal quality should be analyzed as follows:

- Minimum flight time is typically analyzed using fast I/O buffers, a fast package, a fast PGA370 socket, and fast interconnects.
- Maximum flight time is typically analyzed using slow I/O buffers, a slow package, a slow PGA370 socket, and slow interconnects.
- Signal quality is typically analyzed using fast I/O buffers, a slow package, a slow PGA370 socket, and fast interconnects.

The recommended sweep parameter values shown in Table 6 should be used for simulation. The values in Table 6 may be replaced if your supplier’s specific capabilities are known. The corner values should comprehend the full range of manufacturing variation. The PGA370-based processor models include the I/O buffer models, core package and socket connector parasitics, package and socket connector trace length, impedance, and velocity. Intel 440BX AGPset models are available and include the I/O buffers and package traces. Termination resistors should be controlled to within ±5%.

Outputs from each sweep should be analyzed to determine which regions meet timing and signal quality specifications. To establish the working solution space, find the common space across all the sweeps that result in passing timing and signal quality. The solution space should allow enough design flexibility for a feasible, cost-effective layout.

### 2.6.2.1 Flight Time Simulation

Flight time is the time difference between a signal crossing $V_{\text{REF}}$ at the input pin of the receiver and the output pin of the driver crossing $V_{\text{REF}}$ where it drives a test load. The timings in the tables and topology discussed in this guideline assume the actual system load is 25 Ω for PPGA and 50 Ω for FC-PGA and is equal to the test load. The test load can be found in the Processor System Bus AC Specifications (GTL+ Signal Group) section of Intel® Celeron™ Processor datasheet and the Pentium® III Processor for the PGA370 Socket datasheet.

**Figure 11. Test Load vs. Actual System Load**
Figure 11 shows the different configurations for $T_{CO}$ testing and flight time simulation. The flip-flop represents the logic input and driver stage of a typical AGTL+ I/O buffer. $T_{CO}$ timings are specified at the driver pin output. $T_{FLIGHT-SYSTEM}$ is usually reported by a simulation tool as the time from the driver pad starting its transition to the time when the receiver’s input pin sees a valid data input. Since both timing numbers ($T_{CO}$ and $T_{FLIGHT-SYSTEM}$) will include propagation time from the pad to the pin, it is necessary to subtract this time ($T_{REF}$) from the reported flight time to avoid double counting. $T_{REF}$ is defined as the time that it takes for the driver output pin to reach the measurement voltage, $V_{REF}$, starting from the beginning of the driver transition at the pad. $T_{REF}$ must be generated using the same test load for $T_{CO}$. Intel provides this timing value in the AGTL+ I/O buffer models.

In this manner, the following valid delay equation is satisfied:

$$\text{Valid Delay} = T_{CO} + T_{FLIGHT-SYS} - T_{REF} = T_{CO-MEASURED} + T_{FLIGHT-MEASURED}$$

The valid delay equation is the total time from when the driver sees a valid clock pulse to the time when the receiver sees a valid data input.

### 2.6.2.2 Signal Quality Measurement

In addition to flight time simulations, waveforms on the AGTL+ bus must conform to signal quality specifications to ensure that system performance is not limited by interconnect noise. The signal quality specifications of the PGA370-based processors can be found in the *Intel® Celeron™ Processor* datasheet and the *Pentium® III Processor for the PGA370 Socket* datasheet.

### 2.7 Post-Layout Simulation

Following layout, extract the traces and run simulations to verify that the layout meets timing and noise requirements. A small amount of trace “tuning” may be required, but experience at Intel has shown that a sensitivity analysis significantly reduces the amount of tuning required.

The post layout simulations should take into account the expected variation for all interconnect parameters. Intel recommends running simulations at the device pads for signal quality and at the device pins for timing analysis. However, simulation results at the device pins may be used later to correlate simulation performance against actual system measurements. For timing simulations, use a $V_{REF}$ of $2/3 V_{TT} \pm 2\%$ for both the processor and Intel 440BX AGPset components. Flight times measured from the processor pins to other system components use the normal flight time method.

#### 2.7.1 Crosstalk and the Multi-Bit Adjustment Factor

Coupled lines should be included in the post-layout simulations. The flight times listed in Table 7 apply to single bit simulations only. They do not include an allowance for crosstalk. Crosstalk effects are accounted for separately, as part of the multi-bit timing adjustment factor ($T_{adj}$), which is defined in Table 8. The recommended timing budget includes 400 ps for the adjustment factor.

Use caution in applying $T_{adj}$ to coupled simulations. This adjustment factor encompasses effects other than board coupling, such as processor and package crosstalk and ground return inductances.
2.8 Timing Analysis

To determine the available flight time window, perform an initial timing analysis. Analysis of setup and hold conditions will determine the minimum and maximum flight time bounds for the system bus. Use the following equations to establish the system flight time limits.

Table 7. PGA370-Based Processor and Intel® 440BX AGPset System Timing Equations

<table>
<thead>
<tr>
<th>Driver</th>
<th>Receiver</th>
<th>Equation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>440BX</td>
<td>$T_{flight, \min} \geq T_{hold} - T_{co,min} + T_{skew, CLK} \ (CPU \ leads \ BX)$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$T_{flight, \max} \leq T_{cycle} - T_{co,max} - T_{su} - T_{skew, CLK} \ (BX \ leads \ CPU) - T_{jit} - T_{adj}$</td>
</tr>
<tr>
<td>440BX</td>
<td>CPU</td>
<td>$T_{flight, \min} \geq T_{hold} - T_{co,min} + T_{skew, CLK} \ (BX \ leads \ CPU)$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$T_{flight, \max} \leq T_{cycle} - T_{co,max} - T_{su} - T_{skew, CLK} \ (CPU \ leads \ BX) - T_{jit} - T_{adj}$</td>
</tr>
</tbody>
</table>

The terms used in the equations are described in Table 8.

Table 8. PGA370-Based Processor and Intel® 440BX AGPset System Timing Terms

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{cycle}$</td>
<td>System cycle time, defined as the reciprocal of the frequency.</td>
</tr>
<tr>
<td>$T_{flight,min}$</td>
<td>Minimum system flight time.</td>
</tr>
<tr>
<td>$T_{flight,max}$</td>
<td>Maximum system flight time.</td>
</tr>
<tr>
<td>$T_{co,max}$</td>
<td>Maximum driver delay from input clock to output data.</td>
</tr>
<tr>
<td>$T_{co,min}$</td>
<td>Minimum driver delay from input clock to output data.</td>
</tr>
<tr>
<td>$T_{su}$</td>
<td>Minimum setup time. Defined as the time for which the input data must be valid prior to the input clock.</td>
</tr>
<tr>
<td>$T_{h}$</td>
<td>Minimum hold time. Defined as the time for which the input data must remain valid after the input clock.</td>
</tr>
<tr>
<td>$T_{skew,CLK}$</td>
<td>Clock generator skew. Defined as the maximum delay variation between output clock signals from the system clock generator, the maximum delay variation between clock signals due to system board variation and Intel 440BX AGPset loading variation, and skew due to delay in the PGA370 socket.</td>
</tr>
<tr>
<td>$T_{jit}$</td>
<td>Clock jitter. Defined as the maximum edge to edge variation in a given clock signal.</td>
</tr>
<tr>
<td>$T_{adj}$</td>
<td>Multi-bit timing adjustment factor. This term accounts for the additional delay that occurs in the network when multiple data bits switch in the same cycle. The adjustment factor includes such mechanisms as package and PCB crosstalk, high inductance current return paths, and simultaneous switching noise.</td>
</tr>
</tbody>
</table>

Component timings for the PGA370-based processors are available in the Intel® Celeron™ Processor datasheet and the Pentium® III Processor for the PGA370 Socket datasheet, respectively.

Recommended values for system timings are contained in Table 9. Skew and jitter values for the clock generator device come from the clock driver vendor’s datasheet. The PCB skew specification is based on the results of extensive simulations at Intel. The $T_{adj}$ value is based on Intel’s experience with systems that use the Pentium Pro and Pentium II processors.
The flight time requirements that result from using the component timing specifications and recommended system timings are summarized in Table 7. All component values should be verified against the latest specifications before proceeding with analysis.

### 2.9 Host Clock Routing Spacing

The PGA370-based processor / Intel 440BX AGPset scalable performance board requires a clock synthesizer for supplying 66/100 MHz system bus clocks, PCI clocks, APIC clocks, SDRAM clocks, and 14 MHz clocks.

To minimize the impact of crosstalk, a minimum of 0.025” spacing should be maintained between the clock traces and other traces. A minimum spacing of 0.025” is also recommended for serpentine.

**Figure 12. Clock Trace Spacing Guidelines**

---

Table 9. **Recommended 66/100 MHz System Bus Timing Parameters**

<table>
<thead>
<tr>
<th>Timing Term</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>PGA370-based processors</td>
<td>PPGA FC-PGA</td>
</tr>
<tr>
<td>$T_{\text{skew,CLK (CPU leads BX) [ns]}}$</td>
<td>0.600 0.250</td>
</tr>
<tr>
<td>$T_{\text{skew,CLK (BX leads CPU) [ns]}}$</td>
<td>-0.250 0.100</td>
</tr>
<tr>
<td>$T_{\text{jitter [ns]}}$</td>
<td>0.25</td>
</tr>
<tr>
<td>$T_{\text{adj [ns]}}$</td>
<td>0.40</td>
</tr>
</tbody>
</table>
2.9.1 System Clock Layout

Intel recommends approximately 33 Ω series termination for all system bus clocks; this requirement is design-specific and may vary depending on the system bus clocks’ signal integrity and the clock skew requirements. The pin-to-pin skew of the clock generator can be reduced by tying the clock driver pins together at the clock chip. The connection should be at a maximum distance of 0.250" from each driver and be at most 0.100" long. Also, the maximum trace length should not exceed 9.0". The recommended topology and trace lengths are defined in Table 10 and Figure 13.

The followings are additional recommended layout rules for the system bus clocks:

- It is recommended that system bus clocks be routed on the signal layer next to the ground layer (referenced to ground).
- It is strongly recommended that system bus clocks do not traverse multiple signal layers.
- System clock routing over power plane splits should be minimized.

Two items that must be considered when determining the clock lengths are the additional delay due to the socket (30 ps - 120 ps) and loading differences between the 82443BX and the processor. It is recommended that the total clock skew $T_{\text{skew,CLK}},$ including $T_{\text{skew,CLK}} \text{ (CPU leads BX)}$ and $T_{\text{skew,CLK}} \text{ (BX leads CPU)}$ be kept to the values specified in Table 9 in order to avoid affecting the timing budget.

Tuning capacitors are recommended on each clock signal. This requires placing 0603 package capacitor sites within 0.5" of both the socket connector and 8243BX ball. Each capacitor site should have a pad placed on the clock trace itself, avoiding the creation of a stub that can affect signal integrity on the clock line. The capacitor site allows the system designer the flexibility of adjusting the skew rate of each clock (adjusting the load), thereby minimizing the skew between them.

<table>
<thead>
<tr>
<th>Table 10. Host Clock Trace Lengths</th>
</tr>
</thead>
<tbody>
<tr>
<td>Net</td>
</tr>
<tr>
<td>----------</td>
</tr>
<tr>
<td>Clock Chip - PGA370 socket</td>
</tr>
<tr>
<td>Clock Chip - 440BX</td>
</tr>
</tbody>
</table>
2.10 Other Buses

Buses not mentioned in the previous sections should adhere to the recommendations set forth in the Intel® 440BX AGPset Design Guide.
3.0 Scalable Performance Board Guidelines

3.1 Processor Guidelines

3.1.1 Scalable Performance System Design DC Guidelines

The processor DC guidelines for scalable system designs provided in this section are defined at the processor pins. Table 11 lists the guidelines for PGA370-based processors. Specifications are valid only if specifications for case temperature, clock frequency, and input voltages are met. Be sure to read all notes associated with each parameter.

Table 11. Voltage and Current Specifications$^1, 2$ for PGA370-Based Processors (Sheet 1 of 2)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Core Freq</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{CCCORE}}$</td>
<td>$V_{\text{CC}}$ for processor core</td>
<td>1.65</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{TT}}, V_{\text{CC1.5}}$</td>
<td>Static AGTL+ bus termination voltage</td>
<td>1.455</td>
<td>1.50</td>
<td>1.545</td>
<td>V</td>
<td>1.5 ±3%</td>
<td>5, 16</td>
</tr>
<tr>
<td>$V_{\text{TT}}, V_{\text{CC1.5}}$</td>
<td>Transient AGTL+ bus termination voltage</td>
<td>1.365</td>
<td>1.50</td>
<td>1.635</td>
<td>V</td>
<td>1.5 ±9%</td>
<td>5</td>
</tr>
<tr>
<td>$V_{\text{REF}}$</td>
<td>AGTL+ input reference voltage</td>
<td>-2%</td>
<td>2/3 $V_{\text{TT}}$</td>
<td>+2%</td>
<td>V</td>
<td>±2%, 7</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{CLKREF}}$</td>
<td>CLKREF input reference voltage</td>
<td>1.169</td>
<td>1.25</td>
<td>1.331</td>
<td>V</td>
<td>±6.5%, 15</td>
<td></td>
</tr>
<tr>
<td>Baseboard $V_{\text{CCCORE}}$, Static</td>
<td>Processor core voltage static tolerance level at the PGA370 socket pins</td>
<td>$-0.080$</td>
<td>0.040</td>
<td>V</td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Baseboard $V_{\text{CCCORE}}$, Transient</td>
<td>Processor core voltage transient tolerance level at the PGA370 socket pins</td>
<td>$-0.130$</td>
<td>0.080</td>
<td>V</td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{CCCORE}}$</td>
<td>$I_{\text{CC}}$ for processor core</td>
<td>16.2</td>
<td>A</td>
<td>3, 8, 9</td>
<td></td>
<td>3, 8, 9</td>
<td></td>
</tr>
<tr>
<td>$I_{\text{CCMOS}}$</td>
<td>$I_{\text{CC}}$ for $V_{\text{CCMOS}}$</td>
<td>250</td>
<td>mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{CLKREF}}$</td>
<td>CLKREF voltage supply current</td>
<td>60</td>
<td>µA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{VTT}}$</td>
<td>Termination voltage supply current</td>
<td>2.7</td>
<td>A</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{\text{SGnt}}$</td>
<td>$I_{\text{CC}}$ Stop-Grant for processor core</td>
<td>2.5</td>
<td>A</td>
<td>8, 11</td>
<td></td>
<td>8, 11</td>
<td></td>
</tr>
<tr>
<td>$I_{\text{SLP}}$</td>
<td>$I_{\text{CC}}$ Sleep for processor core</td>
<td>2.5</td>
<td>A</td>
<td>8</td>
<td></td>
<td>8</td>
<td></td>
</tr>
</tbody>
</table>
Table 11. Voltage and Current Specifications\(^1,2\) for PGA370-Based Processors (Sheet 2 of 2)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Core Freq</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDSLP</td>
<td>Deep Sleep for processor core</td>
<td>2.2</td>
<td></td>
<td></td>
<td></td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>dICCORE/dt</td>
<td>Power supply current slew rate</td>
<td>240</td>
<td>A/µs</td>
<td>12, 13, 14</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>dITT/dt</td>
<td>Termination current slew rate</td>
<td>8</td>
<td>A/µs</td>
<td>12, 13</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. All specifications in this table apply only to the PGA370-based processors.
3. VCCCORE and ICCCORE supply the processor core and the on-die L2 cache.
4. Use the "typical voltage" specification with the "tolerance specifications" to provide correct voltage regulation to the processor.
5. VTT and VCC1.5 must be held to 1.5 V ± 9% while the AGTL+ bus is active. It is required that VTT and VCC1.5 be held to 1.5 V ± 3% while the processor system bus is static (idle condition). The required design target is ±3%; transient noise will add ±9%. This is measured at the PGA370 socket pins on the bottom side of the baseboard.
6. These are the tolerance requirements, across a 20 MHz frequency bandwidth, measured at the processor socket pin on the soldered-side of the board. VCCCORE must return to within the static voltage specification within 100 ms after a transient event; see the VRM 8.4 DC-DC Converter Design Guidelines for further details.
7. VREF should be generated from VTT by a voltage divider of 1% resistors or 1% matched resistors. Refer to the Intel\textsuperscript{®} Pentium\textsuperscript{®} II Processor Developer’s Manual for more details on VREF.
8. Max ICC measurements are measured at VCC typical voltage, under maximum signal loading conditions.
9. Voltage regulators may be designed with a minimum equivalent internal resistance to ensure that the output voltage, at maximum current output, is no greater than the nominal (i.e., typical) voltage level of VCCCORE (VCCCORE_TYP). In this case, the maximum current level for the regulator, ICCORE_REG can be reduced from the specified maximum current ICCORE_MAX and is calculated by the equation:
   \[ ICCORE\_REG = ICCORE\_MAX \times \left(\frac{VCCCORE\_TYP}{VCCCORE\_STATIC\_TOLERANCE}\right) \]
10. The current specified is the current required for a single processor. A similar amount of current is drawn through the termination resistors on the opposite end of the AGTL+ bus, unless single-ended termination is used.
11. The current specified is also for AutoHALT state.
12. Maximum values are specified by design/characterization at nominal VCCCORE.
13. These values are based on simulation and are averaged over the duration of any change in current. Use these values to compute the maximum inductance tolerable and the reaction time of the voltage regulator. This parameter is not tested.
14. dICCCORE/dt specifications are measured and specified at the PGA370 socket pins.
15. CLKREF must be held to 1.25 V ± 6.5%. This tolerance accounts for ±5% power supply and ±1% resistor divider tolerance. It is recommended that the board generate the CLKREF reference from either the 2.5 V or 3.3 V supply. VTT should not be used due to risk of AGTL+ switching noise coupling to this analog reference.
16. Static voltage regulation includes: DC output initial voltage set point adjust, output ripple and noise, and output load ranges specified in the tables above.
17. Listed value is for the Pentium III processor at 850 MHz. Refer to the datasheet for other processor VCCCORE values.
3.1.2 System Bus AC Guidelines

Table 12 and Table 13 contain 100 MHz system bus AC guidelines defined at the processor pins.

Table 12 contains the BCLK guidelines and Table 13 contains the AGTL+ system bus guidelines. Processor system bus AC specifications for the AGTL+ signal group at the processor pins for 100 MHz are equivalent to those at 66 MHz. The 66 MHz specification is documented in the processor datasheet.

Table 12. Scalable Performance Board Processor System Bus AC Guidelines (Clock)\(^{1,2,3}\) at the Processor Pins

<table>
<thead>
<tr>
<th>T#</th>
<th>Parameter</th>
<th>Min</th>
<th>Nom</th>
<th>Max</th>
<th>Unit</th>
<th>Figure</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>System Bus Frequency</td>
<td></td>
<td>100</td>
<td>MHz</td>
<td></td>
<td>All processor core frequencies</td>
<td></td>
</tr>
<tr>
<td>T1</td>
<td>BCLK Period</td>
<td>10.0</td>
<td>ns</td>
<td>14</td>
<td>ps</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T2</td>
<td>BCLK Period Stability</td>
<td>±250</td>
<td>ps</td>
<td>14</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T3</td>
<td>BCLK High Time</td>
<td>2.5</td>
<td>ns</td>
<td></td>
<td>@&gt;2.0 V (^5)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T4</td>
<td>BCLK Low Time</td>
<td>2.4</td>
<td>ns</td>
<td></td>
<td>@&lt;0.5 V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T5</td>
<td>BCLK Rise Time</td>
<td>0.4</td>
<td>1.6</td>
<td>ns</td>
<td></td>
<td></td>
<td>(0.5 V–2.0 V) (^5)</td>
</tr>
<tr>
<td>T6</td>
<td>BCLK Fall Time</td>
<td>0.4</td>
<td>1.6</td>
<td>ns</td>
<td></td>
<td></td>
<td>(2.0 V–0.5 V) (^5)</td>
</tr>
</tbody>
</table>

NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes.
2. All AC timings for the AGTL+ signals are referenced to the BCLK rising edge at 1.25 V at the processor core pin. All AGTL+ signal timings (address bus, data bus, etc.) are referenced at 1.00 V at the processor core pins.
3. All AC timings for the CMOS signals are referenced to the BCLK rising edge at 1.25 V at the processor core pin. All CMOS signal timings (compatibility signals, etc.) are referenced at 1.25 V at the processor core pins.
4. The BCLK period allows a +0.5 ns tolerance for clock driver variation.
5. This specification applies to the processor when operating with a system bus frequency of 100 MHz.
6. Due to the difficulty of accurately measuring clock jitter in a system, it is recommended that a clock driver be used that is designed to meet the period stability specification into a test load of 10 to 20 pF. This should be measured on the rising edges of adjacent BCLKs crossing 1.25 V at the processor core pin. The jitter present must be accounted for as a component of BCLK timing skew between devices.
7. The clock driver’s closed loop jitter bandwidth must be set low to allow any PLL-based device to track the jitter created by the clock driver. The ~20 dB attenuation point, as measured into a 10 to 20 pF load, should be less than 500 KHz. This specification may be ensured by design characterization and/or measured with a spectrum analyzer.
Table 13. Processor System Bus AC Guidelines (AGTL+ Signal Group)\(^1, 2, 3, 4\) at the Processor Pins

<table>
<thead>
<tr>
<th>T# Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
<th>Figure</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Bus Frequency</td>
<td></td>
<td>100</td>
<td>MHz</td>
<td>14</td>
<td>All processor core</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frequencies</td>
</tr>
<tr>
<td>T7: AGTL+ Output Valid Delay</td>
<td>0.20</td>
<td>3.25</td>
<td>ns</td>
<td>14</td>
<td>5</td>
</tr>
<tr>
<td>T8: AGTL+ Input Setup Time</td>
<td>1.20</td>
<td></td>
<td>ns</td>
<td>15</td>
<td>5, 6, 7, 8</td>
</tr>
<tr>
<td>T9: AGTL+ Input Hold Time</td>
<td>1.00</td>
<td></td>
<td>ns</td>
<td>15</td>
<td>9</td>
</tr>
<tr>
<td>T10: RESET# Pulse Width</td>
<td>1.00</td>
<td></td>
<td>ns</td>
<td>16</td>
<td>7, 10</td>
</tr>
</tbody>
</table>

NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. These specifications are tested during manufacturing.
3. All AC timings for the AGTL+ signals are referenced to the BCLK rising edge at 1.25 V at the processor pin. All AGTL+ signal timings (compatibility signals, etc.) are referenced at 1.00 V at the processor pins.
4. This specification applies to the processor operating with a 66 MHz or 100 MHz system bus.
5. Valid delay timings for these signals are specified into 25 Ω to 1.5 V and with \(V_{\text{REF}}\) at 1.0 V for 66 MHz, and into 50 Ω to 1.5 V and with \(V_{\text{REF}}\) at 1.0 V.
6. A minimum of three clocks must be guaranteed between two active-to-inactive transitions of TRDY#.
7. RESET# can be asserted (active) asynchronously, but must be deasserted synchronously.
8. Specification is for a minimum 0.40 V swing.
9. Specification is for a maximum 1.0 V swing.
10. After \(V_{\text{CCCORE}}\) and BCLK become stable.
**Figure 15. Processor System Bus Valid Delay Timings Waveform**

\[ T_x = T7, T11, T29 \] (Valid Delay)

\[ T_{pw} = T14, T15 \] (Pulse Width)

\[ V = 1.0V \] for GTL+ signal group; \[ 1.25V \] for CMOS, APIC and JTAG signal groups

**Figure 16. Processor System Bus Setup and Hold Timings**

\[ T_s = T8, T12, T27 \] (Setup Time)

\[ T_h = T9, T13, T28 \] (Hold Time)

\[ V = 1.0V \] for GTL+ signal group; \[ 1.25V \] for CMOS, APIC and JTAG signal groups
3.1.3 Thermal Guidelines

Table 14 and Table 15 provide the recommended thermal design power dissipation for designing a scalable performance system board. The maximum and minimum case temperatures are also specified. A thermal solution should be designed to ensure that the case temperature never exceeds these specifications.

For additional information, refer to the Intel® Pentium® III Processor Thermal Metrology for CPUID 068xh Family Processors.

**Table 14. Intel® Celeron™ Processor PPGA Thermal Design Power**

<table>
<thead>
<tr>
<th>Processor Power (W)</th>
<th>Minimum $T_{CASE}$ (°C)</th>
<th>Maximum $T_{CASE}$ (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>27.0</td>
<td>5</td>
<td>70</td>
</tr>
</tbody>
</table>

*NOTE:* These values are specified at nominal $V_{CCCORE}$ for the processor core.

**Table 15. Intel® Pentium® III Processor for the PGA370 Socket Thermal Design Power**

<table>
<thead>
<tr>
<th>Processor Power (W)</th>
<th>Minimum $T_{junction}$ (°C)</th>
<th>Maximum $T_{junction}$ (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>26.7</td>
<td>5</td>
<td>80</td>
</tr>
</tbody>
</table>

*NOTE:* These values are specified at nominal $V_{CCCORE}$ for the processor core.
3.2 PGA370 Socket Design Guidelines

This section summarizes the PGA370 socket design considerations for designs using the Intel 440BX AGPset with PGA370-based processors. These scalable performance designs can support the full range of Celeron and Pentium III processors that utilize the PGA370 socket (66 MHz and 100 MHz bus only). Additional design details are provided in the Intel® 440BX AGPset Design Guide.

3.2.1 $V_{TT}$ and $V_{CCCORE}$ Power Plane Split

The $V_{TT}$ and $V_{CCCORE}$ power planes must be split on the scalable board design. This is required to accommodate different $V_{CCCORE}$ voltages depending on the 4-bit VID setting for the supported PGA370 socket-based processors.

3.2.2 BSEL[1:0] Implementation

The PGA370-based processors utilize the BSEL[0] pins to select the 66/100 MHz system bus frequency setting from the CK100 clock synthesizer. BSEL[1] is unused, and therefore must be pulled down to $V_{SS}$ with a 1 KΩ resistor. Figure 18 details the BSEL[1:0] circuit design.

**Note:** The Celeron processor datasheet states that BSEL0 is a 2.5 V tolerant pin. For Celeron processors with a 66 MHz processor system bus, BSEL0 is connected to GND on-die; pulling the signal up to 3.3 V has no effect on processor operation.

Figure 18. BSEL[1:0] Circuit Implementation for PGA370 Designs
3.2.3 CLKREF Circuit Implementation

The CLKREF input requires a 1.25 V source. It can be generated from a voltage on the VCC2.5 or VCC3.3 sources utilizing 1% tolerance resistors. A 4.7 μF decoupling capacitor should be included on this input. See Figure 19 and Table 16 for example CLKREF circuits.

**Warning:** Do not use VTT as the source for the input reference.

**Figure 19. CLKREF Circuit Implementation for PGA370 Designs**

![CLKREF Circuit Diagram](A7169-01)

**Table 16. Resistor Values for CLKREF Divider (3.3 V Source)**

<table>
<thead>
<tr>
<th>R1 (Ω)</th>
<th>R2 (Ω)</th>
<th>CLKREF Voltage (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>182</td>
<td>110</td>
<td>1.243</td>
</tr>
<tr>
<td>301</td>
<td>182</td>
<td>1.243</td>
</tr>
<tr>
<td>374</td>
<td>221</td>
<td>1.226</td>
</tr>
<tr>
<td>499</td>
<td>301</td>
<td>1.242</td>
</tr>
</tbody>
</table>
3.2.4 AGTL+ Reset Implementation

Scalable performance PGA370 socket designs must route the AGTL+ reset signal from the Intel 440BX AGPset to two pins on the processor as well as to the ITP connector. This reset signal is connected to pins AH4 (RESET#) and X4 (RESET2#) at the PGA370 socket. The AGTL+ reset signal must always be terminated to $V_{TT}$ on the board. See Figure 20.

Figure 20. AGTL+ Reset Implementation
3.2.4.1 AGTL+ Reset Layout Topology

Figure 21 shows the routing and layout recommendations for the AGTL+ reset signal. L1 (length 1) goes from the L4 stub to the junction of L1, L3, and L2. The stub from the junction of L1 and L4 back to the 440BX output must be <0.5", preferably 0.25" or less. L3 goes from the junction of L1, L3, and L2 to the junction with L5. The stub from the junction of L5 and L3 to Pin X4 must be less than 0.5” and should preferably be 0.25” or less. This is also true of the stub from the junction of L5 and L3 to the 22 Ω resistor. L2 includes the full length from the junction of L1, L3, and L2 to the ITP.

Figure 21. AGTL+ Reset Layout Topology

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>0.5&quot;</td>
<td>1.5&quot;</td>
</tr>
<tr>
<td>L2</td>
<td>1.0&quot;</td>
<td>3.0&quot;</td>
</tr>
<tr>
<td>L3</td>
<td>0.5&quot;</td>
<td>1.5&quot;</td>
</tr>
<tr>
<td>L4</td>
<td>0.5&quot;</td>
<td>1.5&quot;</td>
</tr>
<tr>
<td>L5</td>
<td>0.5&quot;</td>
<td>1.5&quot;</td>
</tr>
</tbody>
</table>
3.2.5 CMOS Voltage Conversion Logic

Scalable PGA370 socket designs must implement FET voltage conversion logic for the processor’s FERR# and THERMTRIP# signals. The conversion logic is necessary to convert 1.5 V $V_{CCMOS}$ signals (for FC-PGA processors) to 3.3 V logic. When choosing the FET switch, it is important to ensure that the FET is in saturation mode when it turns on at 1.5 V. See Figure 22.

**Figure 22. CMOS Conversion Logic**

![CMOS Conversion Logic Diagram](image)
4.0 Design Checklist

4.1 Overview

The following checklist is intended to be used for schematic reviews of Intel 440BX AGPset desktop designs. It will be revised as new information is available.

4.2 Pull-up and Pull-down Resistor Values

Pull-up and pull-down values are system dependent. The appropriate value for your system can be determined from an AC/DC analysis of the pull-up voltage used, the current drive capability of the output driver, input leakage currents of all devices on the signal net, the pull-up voltage tolerance, the pull-up/pull-down resistor tolerance, the input high/low voltage specifications, the input timing specifications (RC rise time), and other factors. In addition, the appropriate pull-up and pull-down values that are used on signals connecting to the processor must meet the processor signal quality specifications (overshoot/undershoot). Analysis should be done to determine the minimum/maximum values that may be used on an individual signal. Engineering judgment should be used to determine the optimal value. This determination can include cost concerns, commonality considerations, manufacturing issues, specifications, overshoot/undershoot, and other considerations.

A simplistic DC calculation for a pull-up value is:

\[
R_{\text{MAX}} = \frac{(V_{\text{CCPU MIN}} - V_{\text{IH MIN}})}{I_{\text{LEAKAGE MAX}}} \\
R_{\text{MIN}} = \frac{(V_{\text{CCPU MAX}} - V_{\text{OL MAX}})}{I_{\text{OL MAX}}}
\]

Since \( I_{\text{LEAKAGE MAX}} \) is normally very small, \( R_{\text{MAX}} \) may not be meaningful. \( R_{\text{MAX}} \) is also determined by the maximum allowable rise time. The following calculation allows for \( t \) (maximum allowable rise time) and \( C \) (total load capacitance in the circuit, including input capacitance of the devices to be driven, output capacitance of the driver, and line capacitance). This calculation yields the largest pull-up resistor allowable to meet the rise time \( t \).

\[
R_{\text{MAX}} = -\frac{t}{(C \times \ln(1 - (V_{\text{IH MIN}} / V_{\text{CCPU MIN}})))}
\]

It is recommended that a SPICE or equivalent simulation be run to determine the proper values.
4.3 Processor Checklist

4.3.1 PGA370-Based Processors

Table 17. AGTL+ Connectivity (Sheet 1 of 2)

<table>
<thead>
<tr>
<th>CPU Pin</th>
<th>Pin Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADS#</td>
<td>Terminate to VTT / Connect to 82443BX</td>
</tr>
<tr>
<td>AERR#</td>
<td>Leave as NO CONNECT</td>
</tr>
<tr>
<td>AP[1:0]</td>
<td>Leave as NO CONNECT</td>
</tr>
<tr>
<td>BERR#</td>
<td>Leave as NO CONNECT</td>
</tr>
<tr>
<td>BINIT#</td>
<td>Leave as NO CONNECT</td>
</tr>
<tr>
<td>BNR#</td>
<td>Terminate to VTT / Connect to 82443BX</td>
</tr>
<tr>
<td>BP[3:2]#</td>
<td>Leave as NO CONNECT Optional Debug: If used, terminate to VTT</td>
</tr>
<tr>
<td>BPM[1:0]</td>
<td>Leave as NO CONNECT Optional Debug: If used, terminate to VTT</td>
</tr>
<tr>
<td>BPR#</td>
<td>Terminate to VTT / Connect to 82443BX</td>
</tr>
<tr>
<td>BR[0]#</td>
<td>Terminate to VTT / Connect to 82443BX pin BREQ# Optional: connect to ground with a 10 Ω resistor</td>
</tr>
<tr>
<td>D[63:0]#</td>
<td>Terminate to VTT / Connect to 82443BX</td>
</tr>
<tr>
<td>DBSY#</td>
<td>Terminate to VTT / Connect to 82443BX</td>
</tr>
<tr>
<td>DEFER#</td>
<td>Terminate to VTT / Connect to 82443BX</td>
</tr>
<tr>
<td>DEP[7:0]</td>
<td>Leave as NO CONNECT</td>
</tr>
</tbody>
</table>
### Table 17. AGTL+ Connectivity (Sheet 2 of 2)

<table>
<thead>
<tr>
<th>CPU Pin</th>
<th>Pin Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRDY#</td>
<td>Terminate to V&lt;sub&gt;TT&lt;/sub&gt; / Connect to 82443BX</td>
</tr>
<tr>
<td>HIT#</td>
<td>Terminate to V&lt;sub&gt;TT&lt;/sub&gt; / Connect to 82443BX</td>
</tr>
<tr>
<td>HITM#</td>
<td>Terminate to V&lt;sub&gt;TT&lt;/sub&gt; / Connect to 82443BX</td>
</tr>
<tr>
<td>LOCK#</td>
<td>Terminate to V&lt;sub&gt;TT&lt;/sub&gt; / Connect to 82443BX</td>
</tr>
<tr>
<td>REQ[4:0]#</td>
<td>Terminate to V&lt;sub&gt;TT&lt;/sub&gt; / Connect to 82443BX</td>
</tr>
<tr>
<td>RESET#</td>
<td>Terminate to V&lt;sub&gt;TT&lt;/sub&gt; / Connect to 82443BX. See Section 3.2.4, “AGTL+ Reset Implementation” on page 38.</td>
</tr>
<tr>
<td>RESET2#</td>
<td>Driven by same signal as RESET#. See Section 3.2.4, “AGTL+ Reset Implementation” on page 38.</td>
</tr>
<tr>
<td>RP#</td>
<td>Leave as NO CONNECT</td>
</tr>
<tr>
<td>RS[2:0]#</td>
<td>Terminate to V&lt;sub&gt;TT&lt;/sub&gt; / Connect to 82443BX</td>
</tr>
<tr>
<td>RSP#</td>
<td>Leave as NO CONNECT</td>
</tr>
<tr>
<td>TRDY#</td>
<td>Terminate to V&lt;sub&gt;TT&lt;/sub&gt; / Connect to 82443BX</td>
</tr>
</tbody>
</table>

### Table 18. CMOS Connectivity

<table>
<thead>
<tr>
<th>CPU Pin</th>
<th>Pin Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>A20M#</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor. Connect to PIIX4E.</td>
</tr>
<tr>
<td>FERR#</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a 1.5 KΩ resistor. Connect to PIIX4E via the voltage conversion logic. See Section 3.2.5, “CMOS Voltage Conversion Logic” on page 40</td>
</tr>
<tr>
<td>FLUSH#</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor.</td>
</tr>
<tr>
<td>IERR#</td>
<td>Leave as NO CONNECT Optional: Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor and connect to error logic</td>
</tr>
<tr>
<td>IGNNE#</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor. Connect to PIIX4E.</td>
</tr>
<tr>
<td>INIT#</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor. Connect to PIIX4E.</td>
</tr>
<tr>
<td>LINT[1] / NMI</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor. Connect to PIIX4E.</td>
</tr>
<tr>
<td>LINT[0] / INTR</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor. Connect to PIIX4E.</td>
</tr>
<tr>
<td>PICD[1:0]</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~200-330 Ω resistor.</td>
</tr>
<tr>
<td>PREQ#</td>
<td>Pull up to V&lt;sub&gt;CC2.5&lt;/sub&gt; with a ~200-330 Ω resistor. Optional debug; connect to ITP.</td>
</tr>
<tr>
<td>PWRGOOD</td>
<td>Pull-up to V&lt;sub&gt;CC2.5&lt;/sub&gt; with a ~200-330 Ω resistor. Connect to power sense logic.</td>
</tr>
<tr>
<td>SLP#</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor. Connect to PIIX4E.</td>
</tr>
<tr>
<td>SMI#</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor. Connect to PIIX4E.</td>
</tr>
<tr>
<td>STPCLK#</td>
<td>Pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a ~280 Ω resistor. Connect to PIIX4E.</td>
</tr>
<tr>
<td>THERMTRIP#</td>
<td>NO CONNECT. Optional: pull-up to V&lt;sub&gt;CCCMOS&lt;/sub&gt; with a 1.5 KΩ resistor. Connect to error logic via the voltage conversion logic. See Section 3.2.5, “CMOS Voltage Conversion Logic” on page 40.</td>
</tr>
</tbody>
</table>
Table 19. TAP Connectivity (optional)

<table>
<thead>
<tr>
<th>CPU Pin</th>
<th>Pin Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRDY#</td>
<td>56 Ω pull up to ( V_{TT} ), 240 Ω series resistor to ITP connector</td>
</tr>
<tr>
<td>TCK</td>
<td>1 KΩ pull-up to ( V_{CCMOS} ), 47 Ω series resistor to ITP connector</td>
</tr>
<tr>
<td>TDO</td>
<td>Connected to ITP/processor. 150 Ω pull-up to ( V_{CCMOS} )</td>
</tr>
<tr>
<td>TDI</td>
<td>Connected to ITP/processor. ~200-330 Ω pull-up to ( V_{CCMOS} )</td>
</tr>
<tr>
<td>TMS</td>
<td>1 KΩ pull-up to ( V_{CCMOS} ), 47 Ω series resistor to ITP connector</td>
</tr>
<tr>
<td>TRST#</td>
<td>Connect to ITP/processor. 650 Ω pull-down</td>
</tr>
</tbody>
</table>

NOTE: If not used, connect TCK, TDI, TMS, and TRST# to valid logic level; do not leave floating.

Table 20. Clock Connectivity

<table>
<thead>
<tr>
<th>CPU Pin</th>
<th>Pin Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>BCLK</td>
<td>Connect to CK100. Gang with 82443BX HCLK. Tune the 33 Ω series resistor for signal integrity.</td>
</tr>
<tr>
<td>PICCLK</td>
<td>Connect to CK100. Tune the 33 Ω series resistor for signal integrity.</td>
</tr>
</tbody>
</table>

Table 21. Miscellaneous Connectivity

<table>
<thead>
<tr>
<th>CPU Pin</th>
<th>Pin Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSEL0</td>
<td>Pull-up to ( V_{CC3.3} ) with a 1 KΩ resistor. Connect to CK100 SEL100/66# input, Connect to 82443BX via 10 K Ω resistor. See Section 3.2.2, “BSEL[1:0] Implementation” on page 36.†</td>
</tr>
<tr>
<td>BSEL1</td>
<td>1 KΩ resistor pull down to GND</td>
</tr>
<tr>
<td>CPUPRES#</td>
<td>Tie to GND. Optionally pull-up for external logic.</td>
</tr>
<tr>
<td>EDGCTRL</td>
<td>Pull-up to ( V_{CCORE} ) with a 51 Ω ± 5% resistor</td>
</tr>
<tr>
<td>RTTCTRL</td>
<td>110 Ω 1% pull down to GND</td>
</tr>
<tr>
<td>SLEWCTRL</td>
<td>110 Ω 1% pull down to GND</td>
</tr>
<tr>
<td>THERMDN</td>
<td>NO CONNECT if not used</td>
</tr>
<tr>
<td>THERMDP</td>
<td>NO CONNECT if not used</td>
</tr>
<tr>
<td>VCOREDET</td>
<td>Leave as NO CONNECT</td>
</tr>
<tr>
<td>VID[3:0]</td>
<td>10 KΩ pull-up to 5 V; connect to VRM.</td>
</tr>
<tr>
<td>VID[4]</td>
<td>Not on processor. Connect VRM controller pin to GND.</td>
</tr>
</tbody>
</table>

† The Celeron processor datasheet states that BSEL0 is a 2.5 V tolerant pin. For Celeron processors with a 66 MHz processor system bus, BSEL0 is not bonded out; pulling the signal up to 3.3 V has no effect on processor operation.
4.3.2 GND and Power Pin Definition

Refer to the Celeron processor and Intel 440BX datasheets, and to the Pentium® III Processor for the PGA370 Socket datasheet for this information.

4.3.3 Processor Clocks

- PICCLK must be driven by a clock even if an I/O APIC is not being used. This clock can be as high as 33.3 MHz in a uniprocessor system.
4.3.4 Processor Signals

- THERMTRIP# must be pulled-up to $V_{CCMOS}$ (1.5 kΩ) if used by system logic via the voltage conversion logic as shown in Figure 22. The signal may be wire-OR’ed and does not require an external gate. It may be left as NO CONNECT if it is not used.

- The FERR# output must be pulled up to $V_{CCMOS}$ (1.5 kΩ) and connected to the PIIX4E via the voltage conversion logic as shown in Figure 22. Please see the reference schematics.

- PICD[1:0] must have ~200-330 Ω pull-ups to $V_{CCMOS}$ even if an I/O APIC is not being used.

- All CMOS inputs should be pulled up to $V_{CCMOS}$ with appropriate resistor value.

- The processor inputs should not be driven by 2.5 V, 3.3 V, or 5 V logic. Logic translation of 2.5 V, 3.3 V, or 5 V signals may be accomplished by using open-drain drivers pulled-up to $V_{CCMOS}$.

- The PWRGOOD input should be driven to the appropriate level from the active-high “AND” of the “Power Good” signals from the 5 V, 3.3 V, and $V_{CCCORE}$ supplies. The output of any logic used to drive PWRGOOD should be a 2.5 V level to the processor.

- $V_{REF}$ should be generated for the processor. Intel recommends using a 75 Ω ± 1% and 150 Ω ± 1% resistor divider with $V_{TT}$ for generating $V_{REF}$. $V_{REF}$ is not locally generated on the processor as it is on the S.E.P. package.

- $V_{TT}$ must have adequate bulk decoupling based on the reaction time of the regulator used to generate $V_{TT}$. The regulator must provide for a current ramp of up to 8 A/ms while maintaining the voltage tolerance defined in the Intel® Celeron™ Processor datasheet and the Pentium® III Processor for the PGA370 Socket datasheet. In addition, $V_{TT}$ must have adequate high-frequency decoupling on the system board. See decoupling guidelines.

- The VID lines should have pull-up resistors on them ONLY if they are required by the Voltage Regulator Module or on-board regulator used. The pull-up voltage used should be to the regulator input voltage (5 V or 12 V); however, if 12 V is used, a resistor divider should be utilized to lower the VID signal to CMOS/TTL levels. A pull-up is not required unless the VID signals are used by other logic requiring CMOS/TTL logic levels. The VID lines on the processor are 5 V tolerant.

- The TAP port must be properly terminated even if it is not used.

- TRST# must be driven low during reset to all components with TRST# pins. Connecting a pull-down resistor to TRST# will accomplish the reset of the port. See the figures in the Integration Tools chapter of the P6 Family Processors Developer’s Manual.

- A single $V_{TT}$ regulator may be used. A simplistic, single-ended termination, calculation for maximum worst case current is 2.7 A. This takes into consideration that some signals are not used by the Intel 440BX AGPset.

- Boards planning to support the boxed processor must provide a matched power header for the boxed processor fan/heatsink power cable connector. Consult the Intel® Celeron™ Processor datasheet for specifications for the fan power cable connector. The power header must be positioned close to the PGA370 socket.

- The CPUPRES# signal is a ground on the processor. The presence of a CPU core can be determined with this pin if it is pulled up on the system board. If not used, connect to ground to provide additional support to the processor.

- DBRESET (ITP Reset signal) requires a 240 Ω pull-up to $V_{CC3.3}$. 


• The system board should connect the processor’s BR0# signal to the BREQ0# signal on the 82443BX. This assigns an agent ID of 0 to the processor. Optionally, this signal may be grounded with a 10 Ω resistor.

4.3.5 Processor Decoupling Capacitors

4.3.5.1 Core Voltage High-Frequency Decoupling

• Intel recommends ten or more 4.7 µF capacitors in a 1206 package, 19 or more 1.0 µF in a 0805 package. All capacitors should be placed within the socket cavity and mounted directly on the primary side of the board. The capacitors should be arranged to minimize the overall inductance between VCC/VSS power pins (See Figure 24).

Figure 24. Example Capacitor Placement Within the PGA370 Socket

• Contact your regulator vendor for bulk decoupling recommendations that meet the VRM 8.4 DC-DC Converter Guidelines.

• Decoupling capacitor traces should be as short and wide as possible.

• The VRM 8.4 regulator provides the scalable performance board PGA370 socket guidelines for processor voltage and current.

4.3.5.2 VT Decoupling

• Intel recommends 19 or more 0.1 µF in a 0603 package placed within 200 mils of R-packs, one capacitor for every two R-packs. These capacitors are shown on the outer exterior of Figure 24. These are located on the board.
4.3.5.3  \( V_{\text{REF}} \) Decoupling

- Intel recommends four or more 0.1 \( \mu \)F in a 0603 package placed near \( V_{\text{REF}} \) pins (within 500 mils).

4.4  Board Component Keep-Out

The Keep-Out area represents space where the board component placement is restricted due to the combined effect of all thermal solution components. The board component Keep-Out area with component height restrictions is shown in Figure 25.

**Figure 25. Board Component Keep-Out**
4.5 Thermals/Cooling Solutions

- For the PGA-370 based processors, an adequate heat sink and air ventilation must be provided to ensure that the $T_{CASE}/T_{JUNCTION}$ specifications are met. These specifications can be found in the *Intel® Celeron™ Processor* datasheet and the *Pentium® III Processor for the PGA370 Socket* datasheet. For additional thermal information, refer to *Intel® Pentium® III Processor Thermal Metrology for CPUID 068xh Family Processors*.

- The scalable performance board guidelines for processor power dissipation is 27 W at a $T_{CASE}$ of 70°C for PPGA processors, and 26.7 W at a $T_J$ of 80°C for FC-PGA processors.

- Verify that all major components, including the 82443BX can be cooled given the way they are placed.

4.5.1 Thermal Solution Design Considerations

The following questions should be considered when implementing the thermal solution.

- Could anything block the airflow to or from the processor (I/O cards, VRM etc.)?

- Is there anything between the processor and the air intake that may preheat the air flowing into the fan/heatsink?

- If a system fan (other than the power supply fan) is used, have all recirculation paths been eliminated?

- What is the air flow through the PSU/system fan?

- What is the maximum ambient operation temperature of the system?

4.6 Mechanical Design Considerations

- For the processor: The physical space requirements of the processor must be met. See the *Intel® Celeron™ Processor* datasheet and the *Pentium® III Processor for the PGA370 Socket* datasheet for details. In addition, the physical space requirements of your heatsink must be met.

- For the boxed processor: The physical space requirements of the boxed processor fan/heatsink must be met. See the *Intel® Celeron™ Processor* datasheet and the *Pentium® III Processor for the PGA370 Socket* datasheet for details.
4.7 Electrical Design Considerations

- It is recommended that simulations be performed on the AGTL+ bus to ensure that proper bus timings and signal integrity are met, especially if the layout recommendations in this document are not followed.
- It is recommended that simulations be performed to ensure that proper signal integrity is met on the non-AGTL+ (CMOS) signals.
- Verify that the voltage range and tolerance of your VRM or on-board regulator adequately cover the \( V_{CCP} \) requirements of the PGA370-based processors.
- The maximum current value your VRM or on-board regulator can support at \( V_{CCP} \) should meet the value specified by the VRM 8.4 DC-DC Converter Guidelines.
- The voltage tolerance of your VRM or on-board regulator at \( V_{CCP} \) should meet the value specified by the VRM 8.4 DC-DC Converter Guidelines.
- Adequate 5 V and/or 3.3 V decoupling should be provided for all components.
- \( V_{REF} \) for the AGPset should be decoupled to \( V_{TT} \) with 0.001 \( \mu \)F capacitors at each voltage divider. It should be decoupled to ground to ensure a better solution.
- It is recommended that AC/DC and signal integrity analysis be performed to determine proper pull-up and pull-down values.
5.0 Third-Party Vendor Information

This section refers to listings of various third-party vendors who provide products to support the PGA-370-based processors and the Intel 440BX AGPset. The lists of vendors can be used as a starting point for the designer. Intel does not endorse any one vendor or guarantee the availability or functionality of outside components. Contact the manufacturer for specific information regarding performance, availability, pricing, and compatibility.

5.1 Voltage Regulator Control Silicon

Intel’s Developer website lists vendors who offer DC-DC converter silicon and reference designs that meet the Celeron and Pentium III processor voltage and current requirements:

http://developer.intel.com/design/celeron/components/#POWER.

5.2 Clock Drivers

Intel’s Developer website lists vendors who offer clock drivers for the Celeron and the Pentium III processors and Intel 440BX AGPset.

http://developer.intel.com/design/celeron/components/#CLOCK.

5.3 PGA370 Socket

The PGA370 Socket Guidelines document can be obtained from:

http://developer.intel.com/design/celeron/applnots/244410.htm
Index

440BX AGPset features 9
82443BX BGA pins 16

A
AC guidelines
   system bus 32
AGTL+
   description 21
   pin connection checklist 42
   RESET signal 38, 39
   signal integrity 50
   signals 22
   simulations 23
   termination 11
ATX form factor 18

B
BGA pins 16
Board
   impedance 20
   keep-out area 48
   layout rules 22
   routing guidelines 21
   stack-up 20
   topology 21
   board
      description 20
Boxed processors 10
BSEL 56
Bus frequency selection 15

C
Celeron processor
   design checklist 42
CLKREF 37
Clocks
   host clock routing 27
   host clock topology 29
   pin connections 44
   processor clock design guidelines 45
   system clock layout 28
CMOS design guidelines 11
CMOS pin connections 43
CMOS voltage conversion 40
Crosstalk 25

D
DC guidelines
   for PGA370-based processors 30
Decoupling 50
Decoupling capacitors 47
Design considerations
   electrical 50
   mechanical 49
Design recommendations-general 10
Discrete R 15
Documents-related 8

E
Electrical design considerations 50

F
Flight time simulation 24

H
Host clock
   routing 27
   topology 29

I
Impedance on board 20
Intel 440BX AGPset features 9
Keep-out area 48

L
Layout, board 22

M
Mechanical design considerations 49
Multi-bit timing adjustment factor 25

N
New pins 15
NLX form factor 19
Notation 7

P
Parametric sweeps 23
PGA370-based processors
design features 9
pins 17
socket design 36
voltage specs 30
Pin connections
  Celeron processor 42–45
Pins
  new for PGA370 15
PLL filter
  recommendation 14
  specification 13
  topology 12
Power-on timings 35
Pull-up/pull-down resistors 41

R
Related documents 8
Routing guidelines board 21

S
SC-242 socket
  transitioning from 11
Signal quality
  measurement 25
Signals
  AGTL+ RESET 38, 39
  BSEL 36
  CLKREF 37
  processor signal guidelines 46
Simulation
  flight time 24
  methodology 23
  post-layout 25
  pre-layout 23
Socket design 36
Stack-up
  board guidelines 20
  system board 20
System board description 20
System bus
  AC guidelines 32
  timing diagrams 34
  System clock layout 28

T
TAP pin connections 44
Terminology 7
Thermal guidelines 35
Thermal solutions 49
Third-party vendors 51
Timing analysis 26
Topology
  AGTL+ bus 22
  board 21
Trace lengths 22

V
Voltage decoupling 12
Voltage definitions 10
Voltage ID pin 12
Voltage Regulator Module 10
Voltages-PGA370-based processors 30
VRM guidelines 50