Interfacing the Low-Power Embedded Pentium® Processor with MMX™ Technology to the 82439HX System Controller

Application Note

September 1998
Contents

1.0 Introduction .................................................................................................................. 5
2.0 DC Analysis .................................................................................................................. 5
3.0 Overview of the Interface Method ..................................................................... 6
4.0 Level Shifters .............................................................................................................. 7
5.0 Clocking ......................................................................................................................... 8
6.0 Layout Issues ............................................................................................................... 9
7.0 Summary ........................................................................................................................ 9

Figures

1. Block Diagram of System with Level Shifters ........................................................ 6
2. N-Channel MOSFETs with Gate Tied to 3.5 V ...................................................... 7
3. V_{\text{OUT}} vs. V_{\text{IN}} ........................................................................................................ 7
4. Circuit for 3.3 V Clock Generator .......................................................................... 8

Tables

1. DC Specifications .................................................................................................. 5
2. Input and Bidirectional Pins ............................................................................... 6
3. Control Signals Requiring Extra Spacing ............................................................ 9
1.0 Introduction

This application note describes a method for interfacing the low-power embedded Pentium processor with MMX technology to the 82439HX System Controller. Several features of the 82439HX System Controller make it an attractive device for embedded system designers, including the ability to cache large amounts of memory (up to 512 Mbytes of DRAM), error checking and correction, and parity. The I/O voltage supply (V_{CC2}) for the low-power embedded Pentium processor with MMX technology micron is 2.5 V. The 82439HX System Controller I/O interface is 3.3 V and does not meet the 2.5 V I/O interface requirement of the low-power embedded Pentium processor with MMX technology. To enable this configuration, level shifters (sometimes called bus switches) may be used to limit the 3.3 V outputs of the 82439HX System Controller to meet the 2.5 V specification requirements of the low-power embedded Pentium processor with MMX technology.

This paper describes one method for using level shifters to connect the 2.5 V I/Os on the Pentium processor to 3.3 V I/O devices. In addition, this paper describes a method for terminating a 3.3 V clock generator to obtain a 2.5 V clock signal for the low-power embedded Pentium processor with MMX technology.

2.0 DC Analysis

Table 1 shows the DC specifications for the low-power embedded Pentium processor with MMX technology and the 82439HX System Controller. Note that although there is only 100 mV of noise margin when the 82439HX System Controller is driving a 0, the specification is stated with a 4 mA load. For all of the interface signals between the low-power embedded Pentium processor with MMX technology and the 82439HX System Controller, the DC load should be limited to device leakage currents and should be in the µA range. Therefore, the actual drive levels will be much closer to the supply rails and the noise margin will be increased.

Table 1. DC Specifications

<table>
<thead>
<tr>
<th>82439HX System Controller</th>
<th>Low-Power Embedded Pentium® Processor with MMX™ Technology</th>
<th>Noise Margin</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{IL} 0.800 V</td>
<td>V_{OL} 0.400 V</td>
<td>400 mV</td>
</tr>
<tr>
<td>V_{IH} 2.0 V</td>
<td>V_{OH} 2.175 @ 1 mA</td>
<td>175 mV</td>
</tr>
<tr>
<td>V_{OL} 0.4 V @ 4 mA</td>
<td>V_{IL} 0.5 V</td>
<td>100 mV</td>
</tr>
<tr>
<td>V_{OH} 2.4 V</td>
<td>V_{IH} 1.925 V</td>
<td>475 mV</td>
</tr>
</tbody>
</table>

Table 1 shows that it is possible to interface the low-power embedded Pentium processor with MMX technology to the 82439HX System Controller if the maximum voltage passed to the processor is limited to 2.5 V, and all other voltage levels below 2.5 V are passed without attenuation. An N-channel MOSFET with the gate tied to 3.5 V can be used to achieve these voltages. These MOSFETs are available in level shifters.
3.0 Overview of the Interface Method

The method described here is to run any signal that might be driven by a device with 3.3 V I/Os through an N-channel MOSFET. Table 2 lists all pins on the low-power embedded Pentium processor with MMX technology that may need to be protected by a bus switch (level shifter). If a pin is not used, it can be tied to the appropriate voltage through a resistor. The CLK input is a special case discussed in “Clocking” on page 8.

Table 2. Input and Bidirectional Pins

<table>
<thead>
<tr>
<th>A20M#</th>
<th>BUSCHK#</th>
<th>IGNNE#</th>
<th>PICCLK</th>
<th>TMS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A[31:3]</td>
<td>CLK</td>
<td>INIT</td>
<td>PICD[1:0]</td>
<td>TRST#</td>
</tr>
<tr>
<td>AHO</td>
<td>LD</td>
<td>D[63:0]</td>
<td>INTR</td>
<td>R/S#</td>
</tr>
<tr>
<td>AP</td>
<td>DP[7:0]</td>
<td>INV</td>
<td>RESET</td>
<td></td>
</tr>
<tr>
<td>BE[4:0]#</td>
<td>EADS#</td>
<td>KEN#</td>
<td>SMI#</td>
<td></td>
</tr>
<tr>
<td>BF[2:0]</td>
<td>EWBE#</td>
<td>NA#</td>
<td>STPCLK#</td>
<td></td>
</tr>
<tr>
<td>BOFF#</td>
<td>FLUSH#</td>
<td>NMI</td>
<td>TCK</td>
<td></td>
</tr>
<tr>
<td>BRDY#</td>
<td>HOLD</td>
<td>PEN#</td>
<td>TDI</td>
<td></td>
</tr>
</tbody>
</table>

The block diagram in Figure 1 illustrates one method for configuring a system.

Figure 1. Block Diagram of System with Level Shifters

Another possible system configuration would use 2.5 V cache SRAMs. In this configuration, it may be necessary to run some of the cache control lines through the level shifters depending on the specification of the cache devices.
4.0 Level Shifters

The level shifters are N-channel MOSFETs with the gate tied to a reference voltage of 3.5 V (see Figure 2). When either the source or drain of the MOSFET reaches a voltage of about one volt less than the gate voltage, the MOSFET stops conducting. As shown in Figure 3, this limits the voltage that can be passed by the MOSFET to \( V_{\text{gate}} - 1 \) V. This assumes that the current through the switch is in the \( \mu A \) range. For larger currents, the maximum pass voltage decreases.

Figure 2. N-Channel MOSFETs with Gate Tied to 3.5 V

![Figure 2. N-Channel MOSFETs with Gate Tied to 3.5 V](image)

Figure 3. \( V_{\text{OUT}} \) vs. \( V_{\text{IN}} \)

![Figure 3. \( V_{\text{OUT}} \) vs. \( V_{\text{IN}} \)](image)

Be careful to choose a bus switch that does not contain both P- and N-channel MOSFETs in parallel. These devices will not limit the passed voltage because the P-channel MOSFET passes voltages above \( V_{\text{gate}} - 1 \) V. Examples of devices that could be used are the QS32X861 from Quality Semiconductor or CrossBar* (SN74CBTXXXX) switches from Texas Instruments.

The bias voltage to the level shifters must be a well-regulated 3.5 V. Do not use a 3.3 V PC supply because this voltage can be as low as 3.0 V. This would mean the pass voltage would be limited to about 2.0 V, which does not leave any margin to meet the \( V_{\text{IH}} \) specification of the 82439HX System Controller. Note that the level shifters consume little power, so there is no need for a separate power plane operating at 3.5 V.

The propagation delay through the switch is due to RC delay and tends to be in the 200 ps range for switches with on-resistances in the 5 - 7 \( \Omega \) range driving a 50 pF load.
5.0 **Clocking**

Another issue to address in using the low-power embedded Pentium processor with MMX technology with the 82439HX System Controller is generating the proper clocks. The processor needs a 2.5 V clock signal. The 82439HX System Controller requires a 3.3 V clock. To generate these clocks, use a clock driver with 2.5 V and 3.3 V outputs.

You can also use a 3.3 V clock generator and derive the 2.5 V clock signal using the circuit shown in Figure 4.

**Figure 4. Circuit for 3.3 V Clock Generator**

![Circuit Diagram](image)

R1 and R2 must be chosen so that the parallel combination, in series with the output impedance, matches the characteristic impedance of the transmission line (Z₀). Furthermore, R1 and R2 must be chosen such that the resulting voltage divider converts the 3.3 V peak-to-peak clock signal to a 2.5 V signal.

If we assume Z₀ = 65 Ω, R₁T = R₁ + R₂, and the output impedance of the clock generator (Rₒ) is 15 Ω, then we have:

\[ R₁T \times R₂ / (R₁T + R₂) = 65 \]

and

\[ R₁T / R₂ = 0.8 / 2.5 \]

If we let R₁T = 0.8 and R₂ = 2.5, then scale R₁T and R₂ so that the parallel combination is 65 Ω, then we have:

\[ R_p = 0.8 \times 2.5 / (2.5 + 0.8) = 0.6061 \text{ (the parallel combination of 0.8 and 2.5 ohms)} \]

\[ R₁' = 65 / R_p \times 0.8 = 85.8 \rightarrow R₁' = 70.8 \]

\[ R₂' = 65 / R_p \times 2.5 = 268 \]

69.8 Ω and 267 Ω precision resistors are readily available and could be used. The small change in R1 from the calculated value will not have a material affect on the operation of the circuit.

Be certain to place R1 as close to the clock generator as possible and place R2 as close to R1 as possible. Refer to the 82439HX Design Guide (order number 297467) for further recommendations on clocking.
6.0 Layout Issues

Care must be taken when performing board layout for this configuration. There will be at least three different supply voltages (1.8 V, 2.5 V and 3.3 V), so carefully plan how to cut the power planes. Keep in mind that the supply planes must be able to supply the required DC current and be properly bypassed at high frequencies to keep the supplies within the specified levels for each device.

Another layout issue is controlling crosstalk. When passing a voltage above $V_{\text{gate}} - 1\text{ V}$, the level shifters will act like very high impedance drivers. This makes the signal being driven more susceptible to cross-talk. Take care to allow extra spacing between the control signals listed in Table 3. The minimum spacing required depends on the design. Perform signal integrity simulations to verify the design.

<table>
<thead>
<tr>
<th>Table 3. Control Signals Requiring Extra Spacing</th>
</tr>
</thead>
<tbody>
<tr>
<td>all clocks</td>
</tr>
<tr>
<td>ADS#</td>
</tr>
<tr>
<td>BRDY#</td>
</tr>
<tr>
<td>EADS#</td>
</tr>
</tbody>
</table>

7.0 Summary

It is possible to interface the low-power embedded Pentium processor with MMX technology to the 82439HX System Controller using level shifters. Any input or bidirectional signal on the processor that is not directly tied to a reference plane must be protected. The required clock for the processor can be generated from a 3.3 V clock source using the termination method shown.

Also, more attention must be paid to signal quality. There may be more reference planes in the design that must avoid crossing with high speed signals. Simulations of crosstalk should be performed to verify spacing between critical control signals.